JP2019161109A - Semiconductor device package and semiconductor device - Google Patents

Semiconductor device package and semiconductor device Download PDF

Info

Publication number
JP2019161109A
JP2019161109A JP2018048236A JP2018048236A JP2019161109A JP 2019161109 A JP2019161109 A JP 2019161109A JP 2018048236 A JP2018048236 A JP 2018048236A JP 2018048236 A JP2018048236 A JP 2018048236A JP 2019161109 A JP2019161109 A JP 2019161109A
Authority
JP
Japan
Prior art keywords
region
opening
semiconductor device
conductive portion
package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2018048236A
Other languages
Japanese (ja)
Other versions
JP7131933B2 (en
Inventor
広次 高橋
Koji Takahashi
広次 高橋
健太 黒田
Kenta Kuroda
健太 黒田
一考 高木
Kazutaka Takagi
一考 高木
鈴木　亮太
Ryota Suzuki
亮太 鈴木
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Toshiba Infrastructure Systems and Solutions Corp
Original Assignee
Toshiba Corp
Toshiba Infrastructure Systems and Solutions Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp, Toshiba Infrastructure Systems and Solutions Corp filed Critical Toshiba Corp
Priority to JP2018048236A priority Critical patent/JP7131933B2/en
Publication of JP2019161109A publication Critical patent/JP2019161109A/en
Application granted granted Critical
Publication of JP7131933B2 publication Critical patent/JP7131933B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

To provide a semiconductor device package capable of reducing warpage by widening a cavity size, and a semiconductor device.SOLUTION: A semiconductor device package 5 comprise a ceramic laminate, a signal path 20 and a metal base part 30. The ceramic laminate is formed in a frame shape provided with a first region including a first opening in a central part and a second region including a second opening in a central part. A first through-hole is provided in a first region 51, a second through-hole is provided in a second region 52 at an outer peripheral side than the first through-hole, and a length of the second opening is larger than a length of the first opening. The signal path includes an external terminal conductive part 21, an intermediate wiring conductive part, an internal terminal conductive part 25, a first conductor via 22 and a second conductor via 24. The metal base part 30 has an outer edge bonded to an inner edge of the first opening and an inner edge of the second opening and has a bottom face constituting the same plane as a bottom face of the external terminal conductive part.SELECTED DRAWING: Figure 1

Description

本発明の実施形態は、半導体装置用パッケージおよび半導体装置に関する。   FIELD Embodiments described herein relate generally to a semiconductor device package and a semiconductor device.

半導体素子を収納するパッケージは、半導体素子を接合する金属ベース板と、内部を封止するためのセラミック部品と、を含む。   A package for housing a semiconductor element includes a metal base plate for joining the semiconductor element and a ceramic component for sealing the inside.

たとえば、高周波半導体素子は、伝送線路に接続されるために矩形で薄い形状が用いられる。   For example, a high-frequency semiconductor element has a rectangular and thin shape to be connected to a transmission line.

しかしながら、セラミックベース板と金属ベース板とは互いに異なる線膨張率を有する。回路基板に実装後にパッケージや半田層にクラックが生じることを抑制するためにはパッケージの大きさに限界がある。   However, the ceramic base plate and the metal base plate have different linear expansion coefficients. There is a limit to the size of the package in order to prevent the package and solder layer from cracking after being mounted on the circuit board.

特開２００７−２４２９０８号公報JP 2007-242908 A

キャビティサイズが広げられ、反りが低減可能な半導体装置用パッケージおよび半導体装置を提供する。   Provided are a package for a semiconductor device and a semiconductor device in which the cavity size is widened and warpage can be reduced.

実施形態の半導体装置用パッケージは、セラミック積層体と、信号経路と、金属ベース部と、を有する。前記セラミック積層体は、中央部に第１開口部を有する第１領域と、前記第１領域上に設けられかつ中央部に第２開口部を有する第２領域と、を有する枠形である。前記第１領域には第１貫通孔が設けられ、前記第２領域には前記第１貫通孔よりも外周側に設けられた第２貫通孔が設けられ、前記枠形の内の少なくとも１辺に平行な方向に沿って前記第２開口部の長さは前記第１開口部の長さよりも大きい。前記信号経路は、外部端子導電部と、中間配線導電部と、内部端子導電部と、第１導体ビアと、第２導体ビアと、を有する。前記外部端子導電部は前記第１領域の下面に設けられ、前記中間配線導電部は前記第１領域と前記第２領域との間に設けられ、前記内部端子導電部は前記第２領域の上面に設けられ、前記第１導体ビアは前記第１貫通孔内に設けられかつ前記外部端子導電部と前記中間配線導電部とを接続し、前記第２導体ビアは前記第２貫通孔内に設けられかつ前記中間配線導電部と前記内部端子導電部とを接続し、前記少なくとも一辺に平行である。前記金属ベース板は、第１開口部の内縁と前記第２開口部の内縁とにそれぞれ接合される外縁を有し、かつ前記外部端子導電部の下面と同一平面を構成する下面を有する。   The package for a semiconductor device according to the embodiment includes a ceramic laminate, a signal path, and a metal base portion. The ceramic laminate has a frame shape having a first region having a first opening at a central portion and a second region provided on the first region and having a second opening at the central portion. The first region is provided with a first through hole, the second region is provided with a second through hole provided on the outer peripheral side of the first through hole, and at least one side of the frame shape The length of the second opening is greater than the length of the first opening along a direction parallel to the first opening. The signal path includes an external terminal conductive portion, an intermediate wiring conductive portion, an internal terminal conductive portion, a first conductor via, and a second conductor via. The external terminal conductive portion is provided on a lower surface of the first region, the intermediate wiring conductive portion is provided between the first region and the second region, and the internal terminal conductive portion is an upper surface of the second region. The first conductor via is provided in the first through hole and connects the external terminal conductive portion and the intermediate wiring conductive portion, and the second conductor via is provided in the second through hole. And connecting the intermediate wiring conductive portion and the internal terminal conductive portion, and parallel to the at least one side. The metal base plate has an outer edge joined to the inner edge of the first opening and the inner edge of the second opening, and has a lower surface that forms the same plane as the lower surface of the external terminal conductive portion.

図１（ａ）は第１の実施形態にかかる半導体装置用パッケージの模式平面図、図１（ｂ）はＡ−Ａ線に沿った模式断面図、である。FIG. 1A is a schematic plan view of the package for a semiconductor device according to the first embodiment, and FIG. 1B is a schematic cross-sectional view taken along the line AA. 図２（ａ）はセラミック積層体の第１領域の模式下面図、図２（ｂ）は第１領域の模式上面図、図２（ｃ）はセラミック積層体の第２領域の模式下面図、図２（ｄ）は第２領域の模式上面図、である。2A is a schematic bottom view of the first region of the ceramic laminate, FIG. 2B is a schematic top view of the first region, FIG. 2C is a schematic bottom view of the second region of the ceramic laminate, FIG. 2D is a schematic top view of the second region. 製造方法のうち、セラミック積層体を形成する工程を説明する模式斜視図である。It is a model perspective view explaining the process of forming a ceramic laminated body among manufacturing methods. 図４（ａ）は第１の実施形態の変形例にかかる半導体装置用パッケージの模式平面図、図４（ｂ）はＡ−Ａ線に沿った模式断面図、である。4A is a schematic plan view of a package for a semiconductor device according to a modification of the first embodiment, and FIG. 4B is a schematic cross-sectional view taken along the line AA. セラミック積層体を３層重ねる構成を表す。This represents a configuration in which three ceramic laminates are stacked. 図６（ａ）は第１の実施形態の半導体装置用パッケージを用いた半導体装置の模式平面図、図６（ｂ）はＡ−Ａ線に沿った模式断面図である。FIG. 6A is a schematic plan view of a semiconductor device using the package for a semiconductor device of the first embodiment, and FIG. 6B is a schematic cross-sectional view along the line AA.

以下、図面を参照しつつ本発明の実施形態について説明する。
図１（ａ）は第１の実施形態にかかる半導体装置用パッケージの模式平面図、図１（ｂ）はＡ−Ａ線に沿った模式断面図、である。
半導体装置用パッケージ５は、セラミック積層体５０と、信号経路２０と、金属ベース板３０と、を有する。 Hereinafter, embodiments of the present invention will be described with reference to the drawings.
FIG. 1A is a schematic plan view of the package for a semiconductor device according to the first embodiment, and FIG. 1B is a schematic cross-sectional view taken along the line AA.
The semiconductor device package 5 includes a ceramic laminate 50, a signal path 20, and a metal base plate 30.

セラミック積層体５０は、中央部に第１開口部を有する第１領域５１と、第１領域５１上に設けられかつ中央部に第２開口部を有する第２領域５２と、を含む。   The ceramic laminate 50 includes a first region 51 having a first opening at the center, and a second region 52 provided on the first region 51 and having a second opening at the center.

第１領域５１には第１貫通孔が設けられ、第２領域５２には第１貫通孔よりも外周側に設けられた第２貫通孔が設けられる。また、第１領域５１と第２領域５２とは、平面視で同一の外形を有することができる。枠形の内の少なくと１辺に平行な方向（Ｘ軸）に沿って第２開口部の長さＤ２は第１開口部の長さＤ１よりも大きい。なお、Ｘ軸に直交するＹ軸に沿った第２開口部の長さは、Ｙ軸に沿った第１開口部の長さ以上とすることが好ましい。   The first region 51 is provided with a first through hole, and the second region 52 is provided with a second through hole provided on the outer peripheral side of the first through hole. Moreover, the 1st area | region 51 and the 2nd area | region 52 can have the same external shape by planar view. The length D2 of the second opening is greater than the length D1 of the first opening along a direction (X axis) parallel to at least one side of the frame shape. The length of the second opening along the Y axis perpendicular to the X axis is preferably equal to or longer than the length of the first opening along the Y axis.

信号経路２０は、外部端子導電部２１と、中間配線導電部２３と、内部端子導電部２５と、第１導体ビア２２と、第２導体ビア２４と、を有する。なお、第１の実施形態において、信号経路２０は、少なくともＸ軸に平行方向とする。   The signal path 20 includes an external terminal conductive portion 21, an intermediate wiring conductive portion 23, an internal terminal conductive portion 25, a first conductor via 22, and a second conductor via 24. In the first embodiment, the signal path 20 is at least parallel to the X axis.

外部端子導電部２１は、第１領域５１の下面に設けられる。中間配線導電部２３は、第１領域５１と第２領域５２との間に配置される。内部端子導電部２５は、第２領域５２の上面に設けられる。第１導体ビア２３は、第１貫通孔内に設けられかつ外部端子導電部２１と中間配線導電部２３とを接続する。第２導体ビア２４は、第２貫通孔内に設けられかつ内部配線導電部２３と内部端子導電部２５とを接続する。   The external terminal conductive portion 21 is provided on the lower surface of the first region 51. The intermediate wiring conductive portion 23 is disposed between the first region 51 and the second region 52. The internal terminal conductive portion 25 is provided on the upper surface of the second region 52. The first conductor via 23 is provided in the first through hole and connects the external terminal conductive portion 21 and the intermediate wiring conductive portion 23. The second conductor via 24 is provided in the second through hole and connects the internal wiring conductive portion 23 and the internal terminal conductive portion 25.

金属ベース板３０は、第１開口部の内縁５１ｅと第２開口部の内縁５２ｅとにそれぞれ接合される外縁３１ａ、３２ａを有し、かつ第１領域５１の下面と同一平面を構成する下面を有する。金属ベース板３０は、セラミック積層体５０の第１領域５１の第１開口部にはめ込まれる第１領域３１と、第２領域５２の第２開口部にはめ込まれる第２領域３２と、が銀ロウや銀ナノ粒子を含む接合材などで接合されたものでも良いし、一体化されて段差を有するものでもよい。金属ベース板３０の下面は、外部端子導電部２１の下面と同一平面を構成する。   The metal base plate 30 has outer edges 31 a and 32 a that are respectively joined to the inner edge 51 e of the first opening and the inner edge 52 e of the second opening, and has a lower surface that forms the same plane as the lower surface of the first region 51. Have. The metal base plate 30 has a first region 31 fitted into the first opening of the first region 51 of the ceramic laminate 50 and a second region 32 fitted into the second opening of the second region 52. Further, it may be bonded with a bonding material containing silver nanoparticles, or may be integrated and have a step. The lower surface of the metal base plate 30 forms the same plane as the lower surface of the external terminal conductive portion 21.

図１（ａ）には、信号経路２５が４つ配置されている。なお、Ａ−Ａ線に直交するＹ軸方向に対向する枠形の２つの辺の側にそれぞれ３つ内部端子導電部２７が設けられている。内部端子導電部２７の構造は内部端子導電部２６と同一でもよい。また内部端子導電部２５を、たとえば、高周波信号の信号経路とし、内部端子導電部２７、２８を直流電源への接続経路としてもよい。   In FIG. 1A, four signal paths 25 are arranged. Three internal terminal conductive portions 27 are provided on the two sides of the frame shape facing each other in the Y-axis direction orthogonal to the AA line. The structure of the internal terminal conductive portion 27 may be the same as that of the internal terminal conductive portion 26. Further, the internal terminal conductive portion 25 may be a signal path for a high frequency signal, for example, and the internal terminal conductive portions 27 and 28 may be a connection path to a DC power source.

第１の実施形態のパッケージ５は、たとえば、高周波増幅半導体装置のパッケージとして用いることができる。もし、信号経路をチップ実装面上に配置すると、内部端子導電部に金属リードなどを接合することなる。このため、半導体素子や整合回路を設ける内部空間（キャビティ部）の容積が減少する。   The package 5 of the first embodiment can be used as a package of a high-frequency amplification semiconductor device, for example. If the signal path is arranged on the chip mounting surface, a metal lead or the like is bonded to the internal terminal conductive portion. For this reason, the volume of the internal space (cavity part) which provides a semiconductor element and a matching circuit reduces.

これに対して、第１の実施形態では、信号給電位置をチップ実装面７上に設けない。外部からの信号給電位置は、パッケージ５の下面に設けられた外部端子導電部２１とされる。パッケージ５は、実装基板に表面実装される。このため、信号経路２０はパッケージ７の下面から内部端子導電部２５までの間に垂直経路を有する。第２導体ビア２４は、第１導体ビア２２よりもチップ実装面７上で外周側に設けられる。このため、内部端子導電部２５においてチップへの信号給電位置は外部からの信号給電位置よりも外周側にすることができる。この結果、チップ実装面７の面積を広くすることが可能である。   On the other hand, in the first embodiment, the signal feeding position is not provided on the chip mounting surface 7. The signal feeding position from the outside is the external terminal conductive portion 21 provided on the lower surface of the package 5. The package 5 is surface-mounted on a mounting substrate. For this reason, the signal path 20 has a vertical path from the lower surface of the package 7 to the internal terminal conductive portion 25. The second conductor via 24 is provided on the outer peripheral side on the chip mounting surface 7 than the first conductor via 22. For this reason, in the internal terminal conductive part 25, the signal power supply position to the chip can be on the outer peripheral side with respect to the signal power supply position from the outside. As a result, the area of the chip mounting surface 7 can be increased.

次に、半導体装置用パッケージの製造方法の一例を説明する。
図２（ａ）はセラミック積層体の第１領域の模式下面図、図２（ｂ）は第１領域の模式上面図、図２（ｃ）はセラミック積層体の第２領域の模式下面図、図２（ｄ）は第２領域の模式上面図、である。
図２（ａ）に表すように、枠状セラミックからなる第１領域５１の下面５１ａには、第１貫通孔５１ｄを含むようして、枠形の対向する位置に４つの外部端子導電部（たとえば導電性厚膜を含む）２１がパターニングされる。 Next, an example of a method for manufacturing a semiconductor device package will be described.
2A is a schematic bottom view of the first region of the ceramic laminate, FIG. 2B is a schematic top view of the first region, FIG. 2C is a schematic bottom view of the second region of the ceramic laminate, FIG. 2D is a schematic top view of the second region.
As shown in FIG. 2 (a), the lower surface 51a of the first region 51 made of frame-shaped ceramic includes four external terminal conductive portions (at the opposing positions of the frame shape so as to include the first through holes 51d. 21 (including, for example, a conductive thick film) is patterned.

図２（ｂ）に表すように、第１領域５１の上面５１ｂには、第１貫通孔５１ｄ内またはその内壁に外部端子導電部２１に接続する第１導体ビア２２が設けられる。さらに第１領域５１の上面５１ｂには第１導体ビア２２に接続する内部配線導電部２３（たとえば導電性厚膜を含む）がパターニングされる。   As illustrated in FIG. 2B, the first conductor via 22 connected to the external terminal conductive portion 21 is provided in the first through hole 51 d or on the inner wall of the upper surface 51 b of the first region 51. Further, an internal wiring conductive portion 23 (including a conductive thick film, for example) connected to the first conductor via 22 is patterned on the upper surface 51b of the first region 51.

また、図２（ｃ）に表すように、枠状セラミックからなる第２領域５２には、第２貫通孔５２ｄが設けられる。   Further, as shown in FIG. 2C, the second through hole 52d is provided in the second region 52 made of frame-shaped ceramic.

図２（ｄ）に表すように、第２領域５２の上面５２ｂには、第２貫通孔５２ｄ内またはその内壁に外部端子導電部に接続する第２導体ビア２４が設けられる。さらに第２領域５２の上面５２ｂには第２導体ビア２４に接続する内部端子導電部２５（たとえば導電性厚膜を含む）がパターニングされる。   As shown in FIG. 2D, the second conductor via 24 connected to the external terminal conductive portion is provided in the second through hole 52d or on the inner wall of the upper surface 52b of the second region 52. Further, the inner terminal conductive portion 25 (including a conductive thick film) connected to the second conductor via 24 is patterned on the upper surface 52b of the second region 52.

第１領域５１および第２領域５２が重なるように位置を合わせて焼成してセラミック積層体５０を形成する。こののち、金属ベース板３０の外縁と、第１開口部５１ｃの内縁および第１開口部５２ｃの内縁と、を金属ベース板３０の外縁と、を銀ロウや銀ナノ粒子を含む接合材などを用いて接合する。必要に応じて、外部端子導電部２１、内部端子導電部２５、金属ベース板３０のそれぞれの表面に、たとえば、金メッキなどを行い保護層とする。   The ceramic laminate 50 is formed by aligning and firing so that the first region 51 and the second region 52 overlap. After that, the outer edge of the metal base plate 30, the inner edge of the first opening 51 c and the inner edge of the first opening 52 c, the outer edge of the metal base plate 30, and a bonding material containing silver brazing or silver nanoparticles are used. Use to join. If necessary, the surface of each of the external terminal conductive portion 21, the internal terminal conductive portion 25, and the metal base plate 30 is subjected to, for example, gold plating to form a protective layer.

図３は、セラミック積層体を形成する工程を説明する模式斜視図である。
第１領域５１、および第２領域５２を外形が重なるように位置を合わせて焼成してセラミック積層体５０を形成する。こののち、金属ベース板３０の外縁と、第１開口部５１ｃの内縁５１ｅおよび第２開口部５２ｃの内縁５２ｅと、を金属ベース板３０の外縁と、を銀ロウや銀ナノ粒子を含む接合材などを用いて接合する。必要に応じて、外部端子導電部、内部端子導電部、金属ベース板３０のそれぞれの表面に、たとえば、金メッキなどを行い保護層とする。 FIG. 3 is a schematic perspective view illustrating a process of forming a ceramic laminate.
The first region 51 and the second region 52 are aligned and fired so that the outer shapes overlap, and the ceramic laminate 50 is formed. After that, the outer edge of the metal base plate 30, the inner edge 51 e of the first opening 51 c and the inner edge 52 e of the second opening 52 c, the outer edge of the metal base plate 30, and the bonding material containing silver brazing and silver nanoparticles Etc. are used for joining. If necessary, the surface of each of the external terminal conductive portion, the internal terminal conductive portion, and the metal base plate 30 is subjected to, for example, gold plating to form a protective layer.

金属ベース板３０は、たとえば、ＣｕＷ、ＣｕＭｏ、Ｃｕなどとすることができる。
セラミック積層体５０は、Ａｌ２Ｏ３などのセラミックとすることができる。セラミックベース板の表面に厚膜などからなる導電層などが設けられたのち、複数の領域は焼結される。焼結されたセラミック積層体５０と、金属ベース板３０とは、たとえば、銀ロウ（融点は、７８０〜９００℃）などでロウ付けされる。９６％Ａｌ２Ｏ３の線膨張率は、６．４×１０−６／Ｋである。ＣｕＷの線膨張率は約６．４×１０−６／Ｋである。金属ベース板５０をＣｕＷからなるものとすると、線膨張率の差が小さいので、セラミックベース板にクラックが生じることを低減できる。 The metal base plate 30 can be, for example, CuW, CuMo, Cu, or the like.
The ceramic laminate 50 can be a ceramic such as Al 2 O 3 . After a conductive layer made of a thick film or the like is provided on the surface of the ceramic base plate, the plurality of regions are sintered. The sintered ceramic laminate 50 and the metal base plate 30 are brazed with, for example, silver brazing (melting point is 780 to 900 ° C.). The linear expansion coefficient of 96% Al 2 O 3 is 6.4 × 10 −6 / K. The linear expansion coefficient of CuW is about 6.4 × 10 −6 / K. If the metal base plate 50 is made of CuW, the difference in linear expansion coefficient is small, so that the occurrence of cracks in the ceramic base plate can be reduced.

図４（ａ）は第１の実施形態の変形例にかかる半導体装置用パッケージの模式平面図、図４（ｂ）はＡ−Ａ線に沿った模式断面図、である。
セラミック積層体５０は、第２領域５２上に設けられかつ中央部に第３開口部を有する第３領域５３をさらに有することができる。枠形の第３領域５３を設けることにより、半導体素子や回路基板を金属ベース板３０に接合し、ワイヤボンディングをする内部空間を設け、かつ蓋部をさらに接合することにより封止が可能となる。 4A is a schematic plan view of a package for a semiconductor device according to a modification of the first embodiment, and FIG. 4B is a schematic cross-sectional view taken along the line AA.
The ceramic laminate 50 can further include a third region 53 provided on the second region 52 and having a third opening at the center. By providing the frame-shaped third region 53, a semiconductor element or a circuit board is bonded to the metal base plate 30, an internal space for wire bonding is provided, and a lid portion is further bonded to enable sealing. .

図５は、セラミック積層体を３層重ねる構成を表す。
セラミック積層体５０の第３領域５３の第３開口部５３ｃには、第２領域５２の上面５２ｂに設けられた内部端子導電部２５が露出する。 FIG. 5 shows a configuration in which three ceramic laminates are stacked.
The internal terminal conductive portion 25 provided on the upper surface 52 b of the second region 52 is exposed in the third opening 53 c of the third region 53 of the ceramic laminate 50.

図６（ａ）は第１の実施形態の半導体装置用パッケージを用いた半導体装置の模式平面図、図６（ｂ）はＡ−Ａ線に沿った模式断面図である。
図６（ｂ）には、実装基板９０を例示してある。実施形態の半導体装置は、第１の実施形態の半導体装置用パッケージ５と、金属ベース板３０上であるチップ実装面７に接合された半導体素子７０、７２と、半導体素子７０、７２と内部端子導電部２５とを接続するボンディングワイヤ８０、８１、８２と、第３領域５３の上面を封止する蓋部６０と、を有する。半導体素子７０、７２は、たとえば、ＨＥＭＴ（High Electron Mobility Transistor）などとすることができる。 FIG. 6A is a schematic plan view of a semiconductor device using the package for a semiconductor device of the first embodiment, and FIG. 6B is a schematic cross-sectional view along the line AA.
FIG. 6B illustrates a mounting substrate 90. The semiconductor device according to the embodiment includes the semiconductor device package 5 according to the first embodiment, semiconductor elements 70 and 72 bonded to the chip mounting surface 7 on the metal base plate 30, semiconductor elements 70 and 72, and internal terminals. Bonding wires 80, 81, 82 that connect the conductive portion 25, and a lid portion 60 that seals the upper surface of the third region 53. The semiconductor elements 70 and 72 can be, for example, HEMT (High Electron Mobility Transistor).

また、半導体装置は入力側整合回路７４、段間回路７６、および出力整合回路７８をさらに有することができる。入力端子導電部２１ａには入力信号が入力され入力信号経路を経由して内部端子導電部２５ａへ伝送される。半導体素子７２からの出力信号は、内部端子導電部２５ｂおよび出力信号経路を経由して出力端子導電部２１ｂに伝送される。   The semiconductor device may further include an input side matching circuit 74, an interstage circuit 76, and an output matching circuit 78. An input signal is input to the input terminal conductive portion 21a and transmitted to the internal terminal conductive portion 25a via the input signal path. An output signal from the semiconductor element 72 is transmitted to the output terminal conductive portion 21b via the internal terminal conductive portion 25b and the output signal path.

金属ベース板３１の下面はチップ実装面７のサイズよりも小さいので、パッケージ５の線膨張率と実装基板９０の線膨張率との差異により半田層９２に生じるクラックを低減できる。   Since the lower surface of the metal base plate 31 is smaller than the size of the chip mounting surface 7, cracks generated in the solder layer 92 due to the difference between the linear expansion coefficient of the package 5 and the linear expansion coefficient of the mounting substrate 90 can be reduced.

第１の実施形態によれば、キャビティサイズが広げられ、線膨張率の差異により生じる反りが低減可能な半導体装置用パッケージが提供される。また、このパッケージに高周波半導体素子を搭載すると、キャビティサイズが大きく、信頼性が高められた高周波半導体装置が提供される。この高周波半導体装置は、レーダ装置や衛星通信地上局などに広く使用される   According to the first embodiment, a package for a semiconductor device is provided in which the cavity size is widened and the warpage caused by the difference in linear expansion coefficient can be reduced. When a high frequency semiconductor element is mounted on this package, a high frequency semiconductor device having a large cavity size and improved reliability is provided. This high-frequency semiconductor device is widely used in radar devices and satellite communication ground stations.

本発明のいくつかの実施形態を説明したが、これらの実施形態は、例として提示したものであり、発明の範囲を限定することは意図していない。これら新規な実施形態は、その他の様々な形態で実施されることが可能であり、発明の要旨を逸脱しない範囲で、種々の省略、置き換え、変更を行うことができる。これら実施形態やその変形は、発明の範囲や要旨に含まれるとともに、特許請求の範囲に記載された発明とその均等の範囲に含まれる。   Although several embodiments of the present invention have been described, these embodiments are presented by way of example and are not intended to limit the scope of the invention. These novel embodiments can be implemented in various other forms, and various omissions, replacements, and changes can be made without departing from the scope of the invention. These embodiments and modifications thereof are included in the scope and gist of the invention, and are included in the invention described in the claims and the equivalents thereof.

５ 半導体装置用パッケージ、７ チップ実装面、２０ 信号経路、２１ 外部端子導電部、２２ 第１導体ビア、２３ 内部配線導電部、２４ 第２導体ビア、２５ 内部端子導電部、３０ 金属ベース部、３１ 第１領域、３２ 第２領域、５０ セラミック積層体、５１ 第１領域、５１ｃ 第１開口部、５１ｄ 第１貫通孔、５２ 第２領域、第２開口部 ５２ｃ, ５２ｄ 第２貫通孔、５３ 第３領域、５３ｃ 第３開口部、６０ 蓋部、８０、８１、８２ ボンディングワイヤ、７０、７２ 半導体素子   5 Semiconductor Device Package, 7 Chip Mounting Surface, 20 Signal Path, 21 External Terminal Conductive Part, 22 First Conductor Via, 23 Internal Wiring Conductive Part, 24 Second Conductor Via, 25 Internal Terminal Conductive Part, 30 Metal Base Part, 31 1st area | region, 32nd 2nd area | region, 50 ceramic laminated body, 51 1st area | region, 51c 1st opening part, 51d 1st through-hole, 52 2nd area | region, 2nd opening part 52c, 52d 2nd through-hole, 53 Third region, 53c Third opening, 60 Lid, 80, 81, 82 Bonding wire, 70, 72 Semiconductor element

Claims (7)

中央部に第１開口部を有する第１領域と、前記第１領域上に設けられかつ中央部に第２開口部を有する第２領域と、を有する枠形のセラミック積層体であって、前記第１領域には第１貫通孔が設けられ、前記第２領域には前記第１貫通孔よりも外周側に設けられた第２貫通孔が設けられ、前記枠形の内の少なくとも１辺に平行な方向に沿って前記第２開口部の長さは前記第１開口部の長さよりも大きい、セラミック積層体と、
外部端子導電部と、中間配線導電部と、内部端子導電部と、第１導体ビアと、第２導体ビアと、を有する信号経路であって、前記外部端子導電部は前記第１領域の下面に設けられ、前記中間配線導電部は前記第１領域と前記第２領域との間に設けられ、前記内部端子導電部は前記第２領域の上面に設けられ、前記第１導体ビアは前記第１貫通孔内に設けられかつ前記外部端子導電部と前記中間配線導電部とを接続し、前記第２導電ビアは前記第２貫通孔内に設けられかつ前記中間配線導電部と前記内部端子導電部とを接続し、前記少なくとも一辺に平行である、信号経路と、
第１開口部の内縁と前記第２開口部の内縁とにそれぞれ接合される外縁を有し、かつ前記外部端子導電部の下面と同一平面を構成する下面を有する金属ベース板と、
を備えた半導体装置用パッケージ。 A frame-shaped ceramic laminate having a first region having a first opening in a central portion and a second region provided on the first region and having a second opening in the central portion, The first region is provided with a first through hole, the second region is provided with a second through hole provided on the outer peripheral side of the first through hole, and is provided on at least one side of the frame shape. A length of the second opening along a parallel direction is greater than the length of the first opening;
A signal path having an external terminal conductive portion, an intermediate wiring conductive portion, an internal terminal conductive portion, a first conductor via, and a second conductor via, wherein the external terminal conductive portion is a lower surface of the first region. The intermediate wiring conductive portion is provided between the first region and the second region, the internal terminal conductive portion is provided on an upper surface of the second region, and the first conductor via is the first conductive via. The second conductive via is provided in the first through hole and connects the external terminal conductive portion and the intermediate wiring conductive portion, and the second conductive via is provided in the second through hole. A signal path that is parallel to the at least one side,
A metal base plate having an outer edge joined to the inner edge of the first opening and the inner edge of the second opening, and having a lower surface that is coplanar with the lower surface of the external terminal conductive portion;
A package for a semiconductor device. 前記セラミック積層体は、前記第２領域上に設けられかつ中央部に第３開口部を有する第３領域を含む、請求項１記載の半導体装置用パッケージ。   The package for a semiconductor device according to claim 1, wherein the ceramic laminate includes a third region provided on the second region and having a third opening at a central portion. 前記第１領域と前記第２領域と前記第３領域とは平面視で同一の外形を有する請求項１または２に記載の半導体装置用パッケージ。   The package for a semiconductor device according to claim 1, wherein the first region, the second region, and the third region have the same outer shape in plan view. 前記信号経路は、前記枠形を構成する４つの辺のうちの対向する２つの辺の側にペアで配置される請求項１〜３のいずれか１つに記載の半導体装置用パッケージ。   The package for a semiconductor device according to any one of claims 1 to 3, wherein the signal paths are arranged in pairs on two opposing sides of the four sides constituting the frame shape. 前記セラミック積層体は焼結体を含む請求項１〜４のいずれか１つに記載の半導体装置用パッケージ。   The package for a semiconductor device according to claim 1, wherein the ceramic laminate includes a sintered body. 前記セラミック積層体と前記金属ベース板とは銀ロウまたは銀ナノ粒子により接合された請求項１〜５のいずれか１つに記載の半導体装置用パッケージ。   The package for a semiconductor device according to any one of claims 1 to 5, wherein the ceramic laminate and the metal base plate are joined by silver brazing or silver nanoparticles. 請求項２〜６のいずれか１つに記載の半導体装置用パッケージと、
前記金属ベース板の上面に接合された半導体素子と、
前記半導体素子と前記内部端子導電部とを接続するボンディングワイヤと、
前記第３開口部を封止する蓋部と、
を備えた半導体装置。 A package for a semiconductor device according to any one of claims 2 to 6;
A semiconductor element bonded to the upper surface of the metal base plate;
A bonding wire connecting the semiconductor element and the internal terminal conductive portion;
A lid for sealing the third opening;
A semiconductor device comprising:
JP2018048236A 2018-03-15 2018-03-15 Packages for semiconductor devices and semiconductor devices Active JP7131933B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2018048236A JP7131933B2 (en) 2018-03-15 2018-03-15 Packages for semiconductor devices and semiconductor devices

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2018048236A JP7131933B2 (en) 2018-03-15 2018-03-15 Packages for semiconductor devices and semiconductor devices

Publications (2)

Publication Number Publication Date
JP2019161109A true JP2019161109A (en) 2019-09-19
JP7131933B2 JP7131933B2 (en) 2022-09-06

Family

ID=67995042

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2018048236A Active JP7131933B2 (en) 2018-03-15 2018-03-15 Packages for semiconductor devices and semiconductor devices

Country Status (1)

Country Link
JP (1) JP7131933B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112652582A (en) * 2020-12-22 2021-04-13 中国电子科技集团公司第五十五研究所 Micro-system packaging shell with heterogeneous integrated double-sided cavity structure and manufacturing method

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001085581A (en) * 1999-09-14 2001-03-30 Sumitomo Metal Electronics Devices Inc Substrate for semiconductor module and production thereof
JP2013046071A (en) * 2011-08-22 2013-03-04 Lg Innotek Co Ltd Light emitting element package and lighting unit including the same
WO2013094755A1 (en) * 2011-12-22 2013-06-27 京セラ株式会社 Wiring board and electronic device
JP2015057826A (en) * 2013-09-16 2015-03-26 エルジー イノテック カンパニー リミテッド Light emitting device package
JP2015096882A (en) * 2013-11-15 2015-05-21 セイコーエプソン株式会社 Electro-optic device, and projection type display apparatus

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001085581A (en) * 1999-09-14 2001-03-30 Sumitomo Metal Electronics Devices Inc Substrate for semiconductor module and production thereof
JP2013046071A (en) * 2011-08-22 2013-03-04 Lg Innotek Co Ltd Light emitting element package and lighting unit including the same
WO2013094755A1 (en) * 2011-12-22 2013-06-27 京セラ株式会社 Wiring board and electronic device
US20150334877A1 (en) * 2011-12-22 2015-11-19 Hiroshi Kawagoe Wiring board and electronic device
JP2015057826A (en) * 2013-09-16 2015-03-26 エルジー イノテック カンパニー リミテッド Light emitting device package
JP2015096882A (en) * 2013-11-15 2015-05-21 セイコーエプソン株式会社 Electro-optic device, and projection type display apparatus

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN112652582A (en) * 2020-12-22 2021-04-13 中国电子科技集团公司第五十五研究所 Micro-system packaging shell with heterogeneous integrated double-sided cavity structure and manufacturing method

Also Published As

Publication number Publication date
JP7131933B2 (en) 2022-09-06

Similar Documents

Publication Publication Date Title
KR101948383B1 (en) Multi-cavity package having single metal flange
JP6243510B2 (en) Electronic component storage package and electronic device
US11121099B2 (en) Semiconductor device
JP2007073849A (en) Electronic circuit module and its manufacturing method
JPWO2015046292A1 (en) Electronic component storage package and electronic device
JP5518260B2 (en) Package for element storage, component for semiconductor device, and semiconductor device
US20180352648A1 (en) Wiring board, optical semiconductor element package, and optical semiconductor device
JP6181777B2 (en) Device storage package and mounting structure
JP6314591B2 (en) Semiconductor device and manufacturing method of semiconductor device
JP7131933B2 (en) Packages for semiconductor devices and semiconductor devices
JP4511376B2 (en) Connection terminal and electronic component storage package and electronic device using the same
KR20200089615A (en) Package
JP2007095956A (en) Package for housing electronic component
JP5812671B2 (en) Device storage package and semiconductor device including the same
US20210398866A1 (en) Package for containing electronic component, and electronic device
JP2017059814A (en) Electronic component storage package and electronic apparatus
JP5992785B2 (en) Semiconductor element storage package and semiconductor device
WO2023074811A1 (en) Semiconductor package and semiconductor device
JP6698492B2 (en) Semiconductor package and semiconductor device
JP2017126648A (en) Electronic module
JP2017152557A (en) Package for housing optical semiconductor element and optical semiconductor device
JP2015192008A (en) Semiconductor element housing package and semiconductor device
JP2013077765A (en) Semiconductor device
JP2007294636A (en) Electronic component storing package and electronic apparatus
JPS63228647A (en) Microwave integrated circuit device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20200305

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20210120

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20210129

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20210330

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20210514

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20211102

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20211224

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20220228

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20220726

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20220825

R150 Certificate of patent or registration of utility model

Ref document number: 7131933

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150