JP2019091821A - 半導体装置 - Google Patents
半導体装置 Download PDFInfo
- Publication number
- JP2019091821A JP2019091821A JP2017220286A JP2017220286A JP2019091821A JP 2019091821 A JP2019091821 A JP 2019091821A JP 2017220286 A JP2017220286 A JP 2017220286A JP 2017220286 A JP2017220286 A JP 2017220286A JP 2019091821 A JP2019091821 A JP 2019091821A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor element
- bonding material
- lead frame
- spacer
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/2612—Auxiliary members for layer connectors, e.g. spacers
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/32—Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
- H01L2224/321—Disposition
- H01L2224/32151—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
- H01L2224/32221—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
- H01L2224/32245—Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/26—Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
- H01L2224/31—Structure, shape, material or disposition of the layer connectors after the connecting process
- H01L2224/33—Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
- H01L2224/331—Disposition
- H01L2224/3318—Disposition being disposed on at least two different sides of the body, e.g. dual array
- H01L2224/33181—On opposite sides of the body
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/181—Encapsulation
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/30—Technical effects
- H01L2924/35—Mechanical effects
- H01L2924/351—Thermal stress
- H01L2924/3511—Warping
Landscapes
- Die Bonding (AREA)
Abstract
Description
対向するリードフレーム3の空間を封止するように配置さえている。
Claims (1)
- リードフレームと、
前記リードフレームに、はんだからなる第1接合材を介して接合された半導体素子と、
前記半導体素子に、はんだからなる第2接合材を介して接合された金属製のスペーサと、が順に積層された積層構造体を有した半導体装置であって、
前記積層構造体の積層方向に沿った断面において、前記スペーサの幅は、前記半導体素子の幅よりも狭く、
前記積層方向に沿った断面において、前記第1接合材が配置された、前記スペーサが重畳する領域には、前記第1接合材の材料よりも、熱伝導率および電気伝導率が高い材料であり、前記半導体素子が発熱する温度範囲において、クリープひずみが小さい材料が配置されていることを特徴とする半導体装置。
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017220286A JP2019091821A (ja) | 2017-11-15 | 2017-11-15 | 半導体装置 |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2017220286A JP2019091821A (ja) | 2017-11-15 | 2017-11-15 | 半導体装置 |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2019091821A true JP2019091821A (ja) | 2019-06-13 |
Family
ID=66836631
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2017220286A Pending JP2019091821A (ja) | 2017-11-15 | 2017-11-15 | 半導体装置 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2019091821A (ja) |
Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005136018A (ja) * | 2003-10-29 | 2005-05-26 | Denso Corp | 半導体装置 |
JP2010103350A (ja) * | 2008-10-24 | 2010-05-06 | Denso Corp | 半導体装置 |
-
2017
- 2017-11-15 JP JP2017220286A patent/JP2019091821A/ja active Pending
Patent Citations (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2005136018A (ja) * | 2003-10-29 | 2005-05-26 | Denso Corp | 半導体装置 |
JP2010103350A (ja) * | 2008-10-24 | 2010-05-06 | Denso Corp | 半導体装置 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4207896B2 (ja) | 半導体装置 | |
JP2019087657A (ja) | 半導体装置 | |
US10522482B2 (en) | Semiconductor device manufacturing method comprising bonding an electrode terminal to a conductive pattern on an insulating substrate using ultrasonic bonding | |
CN107615464A (zh) | 电力用半导体装置的制造方法以及电力用半导体装置 | |
KR101776427B1 (ko) | 파워모듈용 접합재를 이용한 파워모듈 접합방법 | |
JP4683043B2 (ja) | 半導体装置の製造方法 | |
JP6745901B2 (ja) | 半導体装置 | |
JP6504962B2 (ja) | 電力用半導体装置 | |
JP2015053379A (ja) | 半導体装置、及び半導体装置の製造方法 | |
JP5870113B2 (ja) | 半導体装置 | |
JP2019510367A (ja) | 回路キャリアの製造方法、回路キャリア、半導体モジュールの製造方法、及び半導体モジュール | |
JP2019091821A (ja) | 半導体装置 | |
JP4485995B2 (ja) | パワー半導体モジュール | |
WO2016031381A1 (ja) | 半導体装置 | |
JP5602703B2 (ja) | パワー半導体モジュール | |
JP4961398B2 (ja) | 半導体装置 | |
JP2016128184A (ja) | ハンダ接合方法およびパワーモジュール | |
JPWO2021048937A1 (ja) | 半導体装置および半導体装置の製造方法 | |
JP2014175604A (ja) | 半導体装置および半導体素子の取り付け構造体 | |
WO2017212578A1 (ja) | 半導体装置 | |
JP2013187494A (ja) | 半導体装置 | |
WO2021117402A1 (ja) | 半導体装置 | |
JP6698879B2 (ja) | 半導体装置、および半導体装置の製造方法 | |
JP2017174869A (ja) | 半導体装置および半導体装置の製造方法 | |
JP2017191846A (ja) | 半導体装置 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A711 | Notification of change in applicant |
Free format text: JAPANESE INTERMEDIATE CODE: A711 Effective date: 20200401 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20200401 |
|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20200908 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20210726 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20210803 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20220208 |