JP2017523640A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2017523640A5 JP2017523640A5 JP2016570081A JP2016570081A JP2017523640A5 JP 2017523640 A5 JP2017523640 A5 JP 2017523640A5 JP 2016570081 A JP2016570081 A JP 2016570081A JP 2016570081 A JP2016570081 A JP 2016570081A JP 2017523640 A5 JP2017523640 A5 JP 2017523640A5
- Authority
- JP
- Japan
- Prior art keywords
- voltage
- input
- offset
- output
- sample latch
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 102000013599 Kisspeptins Human genes 0.000 claims 1
- 108010012048 Kisspeptins Proteins 0.000 claims 1
- KAHDONZOCXSKII-NJVVDGNHSA-N kisspeptin Chemical compound C([C@@H](C(=O)N[C@@H](CO)C(=O)N[C@@H](CCCNC(N)=N)C(=O)N[C@@H](CCC(N)=O)C(=O)N[C@@H]([C@@H](C)CC)C(=O)N1[C@@H](CCC1)C(=O)N[C@@H](C)C(=O)N1[C@@H](CCC1)C(=O)N[C@@H](CCC(N)=O)C(=O)NCC(=O)N[C@@H](C)C(=O)N[C@@H](C(C)C)C(=O)N[C@@H](CC(C)C)C(=O)N[C@@H](C(C)C)C(=O)N[C@@H](CCC(N)=O)C(=O)N[C@@H](CCCNC(N)=N)C(=O)N[C@@H](CCC(O)=O)C(=O)N[C@@H](CCCCN)C(=O)N[C@@H](CC(O)=O)C(=O)N[C@@H](CC(C)C)C(=O)N1[C@@H](CCC1)C(=O)N[C@@H](CC(N)=O)C(=O)N[C@@H](CC=1C=CC(O)=CC=1)C(=O)N[C@@H](CC(N)=O)C(=O)N[C@@H](CC=1C2=CC=CC=C2NC=1)C(=O)N[C@@H](CC(N)=O)C(=O)N[C@@H](CO)C(=O)N[C@@H](CC=1C=CC=CC=1)C(=O)NCC(=O)N[C@@H](CC(C)C)C(=O)N[C@@H](CCCNC(N)=N)C(=O)N[C@@H](CC=1C=CC=CC=1)C(N)=O)NC(=O)[C@H]1N(CCC1)C(=O)[C@H](C)NC(=O)[C@H](CO)NC(=O)[C@H](CC(C)C)NC(=O)CNC(=O)[C@H]1N(CCC1)C(=O)[C@H](CCC(N)=O)NC(=O)[C@H](CCC(N)=O)NC(=O)[C@H](CCCNC(N)=N)NC(=O)[C@H](CO)NC(=O)CNC(=O)[C@H](CO)NC(=O)[C@H](CO)NC(=O)[C@H](CCC(O)=O)NC(=O)[C@H]1N(CCC1)C(=O)[C@H]1N(CCC1)C(=O)[C@H]1N(CCC1)C(=O)[C@H](CO)NC(=O)[C@H](CC(C)C)NC(=O)[C@H](CO)NC(=O)[C@@H](NC(=O)CN)[C@@H](C)O)C1=CN=CN1 KAHDONZOCXSKII-NJVVDGNHSA-N 0.000 claims 1
- 230000004044 response Effects 0.000 claims 1
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US14/298,718 US9385695B2 (en) | 2014-06-06 | 2014-06-06 | Offset calibration for low power and high performance receiver |
| US14/298,718 | 2014-06-06 | ||
| PCT/US2015/030209 WO2015187307A1 (en) | 2014-06-06 | 2015-05-11 | Offset calibration for low power and high performance receiver |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2017523640A JP2017523640A (ja) | 2017-08-17 |
| JP2017523640A5 true JP2017523640A5 (OSRAM) | 2018-06-14 |
Family
ID=53396546
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2016570081A Pending JP2017523640A (ja) | 2014-06-06 | 2015-05-11 | 低電力および高性能レシーバに関するオフセット較正 |
Country Status (6)
| Country | Link |
|---|---|
| US (2) | US9385695B2 (OSRAM) |
| EP (1) | EP3152878A1 (OSRAM) |
| JP (1) | JP2017523640A (OSRAM) |
| KR (1) | KR20170016841A (OSRAM) |
| CN (1) | CN106464237B (OSRAM) |
| WO (1) | WO2015187307A1 (OSRAM) |
Families Citing this family (31)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9385695B2 (en) | 2014-06-06 | 2016-07-05 | Qualcomm Incorporated | Offset calibration for low power and high performance receiver |
| KR102222449B1 (ko) * | 2015-02-16 | 2021-03-03 | 삼성전자주식회사 | 탭이 내장된 데이터 수신기 및 이를 포함하는 데이터 전송 시스템 |
| US10341145B2 (en) * | 2015-03-03 | 2019-07-02 | Intel Corporation | Low power high speed receiver with reduced decision feedback equalizer samplers |
| US9722828B2 (en) * | 2015-09-23 | 2017-08-01 | Qualcomm Incorporated | Switch capacitor decision feedback equalizer with internal charge summation |
| US10572416B1 (en) * | 2016-03-28 | 2020-02-25 | Aquantia Corporation | Efficient signaling scheme for high-speed ultra short reach interfaces |
| US10181969B2 (en) * | 2016-12-08 | 2019-01-15 | Intel Corporation | High performance receiver with single calibration voltage |
| US10348482B1 (en) * | 2017-05-22 | 2019-07-09 | Juniper Networks, Inc | Apparatus, system, and method for mitigating crosstalk among SerDes devices |
| US10079698B1 (en) * | 2017-05-31 | 2018-09-18 | Qualcomm Incorporated | Apparatus and method for calibrating a receiver with a decision feedback equalizer (DFE) |
| US11855056B1 (en) | 2019-03-15 | 2023-12-26 | Eliyan Corporation | Low cost solution for 2.5D and 3D packaging using USR chiplets |
| US11469729B2 (en) * | 2019-06-11 | 2022-10-11 | Mediatek Singapore Pte. Ltd. | Hybrid receiver front-end |
| KR102658272B1 (ko) * | 2020-05-21 | 2024-04-17 | 에스케이하이닉스 주식회사 | 신호 수신 회로 및 신호 수신 회로의 오프셋 측정 방법 |
| CN111769889A (zh) * | 2020-06-18 | 2020-10-13 | 上海闻泰信息技术有限公司 | 射频功率校正方法、装置、测试设备和存储介质 |
| US11483184B2 (en) | 2020-12-11 | 2022-10-25 | Intel Corporation | Multi pulse amplitude modulation signaling decision feedback equalizer having power differentiating modes and tap-weight re-configuration |
| US11855043B1 (en) | 2021-05-06 | 2023-12-26 | Eliyan Corporation | Complex system-in-package architectures leveraging high-bandwidth long-reach die-to-die connectivity over package substrates |
| US12438095B1 (en) | 2021-05-06 | 2025-10-07 | Eliyan Corp. | Complex system-in-package architectures leveraging high-bandwidth long-reach die-to-die connectivity over package substrates |
| US12204794B1 (en) | 2021-05-18 | 2025-01-21 | Eliyan Corporation | Architecture for DRAM control optimization using simultaneous bidirectional memory interfaces |
| KR102865021B1 (ko) * | 2021-05-24 | 2025-09-29 | 삼성전자주식회사 | 실시간으로 전압 오프셋을 제거하는 수신기 및 그것의 동작 방법 |
| EP4175239A1 (en) * | 2021-10-26 | 2023-05-03 | Samsung Electronics Co., Ltd. | Continuous time linear equalizer and device including the same |
| US12190038B1 (en) | 2021-11-25 | 2025-01-07 | Eliyan Corporation | Multi-chip module (MCM) with multi-port unified memory |
| US11842986B1 (en) | 2021-11-25 | 2023-12-12 | Eliyan Corporation | Multi-chip module (MCM) with interface adapter circuitry |
| US11841815B1 (en) | 2021-12-31 | 2023-12-12 | Eliyan Corporation | Chiplet gearbox for low-cost multi-chip module applications |
| US12080379B2 (en) | 2022-01-13 | 2024-09-03 | Samsung Electronics Co., Ltd. | Semiconductor device |
| US12248419B1 (en) | 2022-05-26 | 2025-03-11 | Eliyan Corporation | Interface conversion circuitry for universal chiplet interconnect express (UCIe) |
| US12395386B2 (en) * | 2022-10-20 | 2025-08-19 | Samsung Electronics Co., Ltd. | Electronic device and offset calibration method |
| US12058874B1 (en) | 2022-12-27 | 2024-08-06 | Eliyan Corporation | Universal network-attached memory architecture |
| US12362760B2 (en) * | 2023-01-23 | 2025-07-15 | Texas Instruments Incorporated | Indirect comparator offset estimation |
| US12182040B1 (en) | 2023-06-05 | 2024-12-31 | Eliyan Corporation | Multi-chip module (MCM) with scalable high bandwidth memory |
| KR20250011019A (ko) | 2023-07-13 | 2025-01-21 | 삼성전자주식회사 | 전자 장치 및 그것을 포함하는 통신 시스템 |
| US12204482B1 (en) | 2023-10-09 | 2025-01-21 | Eliyan Corporation | Memory chiplet with efficient mapping of memory-centric interface to die-to-die (D2D) unit interface modules |
| US12248413B1 (en) | 2023-10-11 | 2025-03-11 | Eliyan Corporation | Universal memory interface utilizing die-to-die (D2D) interfaces between chiplets |
| US20250267047A1 (en) * | 2024-02-20 | 2025-08-21 | Qualcomm Incorporated | Sampler input calibration in a serdes receiver using a self-generated reference voltage |
Family Cites Families (20)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP3948864B2 (ja) * | 1999-09-28 | 2007-07-25 | 富士通株式会社 | レシーバ、トランシーバ回路および信号伝送システム |
| US6897700B1 (en) | 2003-03-21 | 2005-05-24 | Applied Micro Circuits Corporation | Amplifier with digital DC offset cancellation feature |
| US7233164B2 (en) | 2003-12-17 | 2007-06-19 | Rambus Inc. | Offset cancellation in a multi-level signaling system |
| US7623600B2 (en) | 2004-06-02 | 2009-11-24 | Broadcom Corporation | High speed receive equalizer architecture |
| US7409019B2 (en) | 2004-09-30 | 2008-08-05 | International Business Machines Corporation | High Speed Multi-Mode Receiver with adaptive receiver equalization and controllable transmitter pre-distortion |
| US7321259B1 (en) | 2005-10-06 | 2008-01-22 | Altera Corporation | Programmable logic enabled dynamic offset cancellation |
| JP4130831B2 (ja) | 2005-10-07 | 2008-08-06 | 松下電器産業株式会社 | 動的ｄｃオフセット除去装置及び動的ｄｃオフセット除去方法 |
| US7822114B2 (en) | 2007-06-12 | 2010-10-26 | International Business Machines Corporation | Decision feedback equalizer using soft decisions |
| KR100995656B1 (ko) | 2007-09-04 | 2010-11-19 | 주식회사 하이닉스반도체 | 리시버 회로 |
| US20090146722A1 (en) | 2007-12-10 | 2009-06-11 | International Business Machines Corporation | Systems and Arrangements to Provide Input Offset Voltage Compensation |
| US8135100B2 (en) | 2008-08-20 | 2012-03-13 | International Business Machines Corporation | Adaptive clock and equalization control systems and methods for data receivers in communications systems |
| CN102238776B (zh) * | 2010-04-21 | 2014-04-23 | 通嘉科技股份有限公司 | 校准装置、方法及其多信道驱动电路及电流平衡方法 |
| US8391417B2 (en) | 2010-10-06 | 2013-03-05 | Advanced Micro Devices, Inc. | Receiver circuitry and related calibration methods |
| US8385496B1 (en) | 2010-10-21 | 2013-02-26 | Altera Corporation | Apparatus and methods of receiver offset calibration |
| US8681839B2 (en) | 2010-10-27 | 2014-03-25 | International Business Machines Corporation | Calibration of multiple parallel data communications lines for high skew conditions |
| US20120269305A1 (en) | 2011-04-21 | 2012-10-25 | Stmicroelectronics (Canada) Inc. | Bang-bang offset cancellation (autozero) |
| US9071481B2 (en) | 2011-09-12 | 2015-06-30 | Rambus Inc. | Offset and decision feedback equalization calibration |
| US8908816B2 (en) * | 2012-12-19 | 2014-12-09 | Lsi Corporation | Receiver with distortion compensation circuit |
| US9100229B2 (en) * | 2013-09-25 | 2015-08-04 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Method of calibrating a slicer in a receiver or the like |
| US9385695B2 (en) | 2014-06-06 | 2016-07-05 | Qualcomm Incorporated | Offset calibration for low power and high performance receiver |
-
2014
- 2014-06-06 US US14/298,718 patent/US9385695B2/en active Active
-
2015
- 2015-05-11 JP JP2016570081A patent/JP2017523640A/ja active Pending
- 2015-05-11 WO PCT/US2015/030209 patent/WO2015187307A1/en not_active Ceased
- 2015-05-11 EP EP15728671.7A patent/EP3152878A1/en not_active Withdrawn
- 2015-05-11 KR KR1020167033936A patent/KR20170016841A/ko not_active Withdrawn
- 2015-05-11 CN CN201580029544.3A patent/CN106464237B/zh not_active Expired - Fee Related
-
2016
- 2016-06-07 US US15/175,990 patent/US9722823B2/en active Active
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2017523640A5 (OSRAM) | ||
| US9722823B2 (en) | Offset calibration for low power and high performance receiver | |
| CN208112591U (zh) | 数字补偿器和非线性数字补偿系统 | |
| JP6422440B2 (ja) | フィールドベース通信のための回路及び方法 | |
| JP6740393B2 (ja) | 周波数整形型デジタル予歪み | |
| US20190296929A1 (en) | Digital predistortion for a frequency-selective channel | |
| RU2011149732A (ru) | Способ определения коэффициентов внесения предыскажений и тракт передачи | |
| JP2019510194A5 (OSRAM) | ||
| DE60335670D1 (de) | Leistungsverstärker-vorverzerrer-training | |
| CN106656086A (zh) | 一种自动增益放大器电路 | |
| RU2614345C1 (ru) | Способ расширения динамического диапазона в радиотехнических системах | |
| KR101699339B1 (ko) | 오디오 신호 출력 장치 및 이의 능동 소음 제어 방법 | |
| CN103701414B (zh) | 非线性项的选择装置及方法、辨识系统及补偿系统 | |
| Gotthans et al. | Optimal order estimation for modeling and predistortion of power amplifiers | |
| CN111201707A (zh) | 放大器闪烁噪声和偏移减轻系统与方法 | |
| CN104883330A (zh) | 一种盲均衡方法和一种盲均衡系统 | |
| JP6502307B2 (ja) | 反響消去装置、その方法及びプログラム | |
| JP2016225807A5 (OSRAM) | ||
| CN110658444B (zh) | 用于表征决策反馈均衡器中的放大器的装置和方法 | |
| CN104601121B (zh) | 为功率放大器决定前置补偿数据的装置及方法 | |
| JP6585026B2 (ja) | デジタルプリディストーションおよび上方傾斜およびケーブル通信 | |
| JP5316325B2 (ja) | 歪補償回路、及びこれを用いた無線送信装置、歪補償方法 | |
| US10367661B1 (en) | Continuous time linear receiver that minimizes intersymbol interference due to pre-cursor distortion | |
| US8537039B2 (en) | Distortion correcting device | |
| JP2010225244A5 (OSRAM) |