JP2016537724A5 - - Google Patents

Download PDF

Info

Publication number
JP2016537724A5
JP2016537724A5 JP2016530970A JP2016530970A JP2016537724A5 JP 2016537724 A5 JP2016537724 A5 JP 2016537724A5 JP 2016530970 A JP2016530970 A JP 2016530970A JP 2016530970 A JP2016530970 A JP 2016530970A JP 2016537724 A5 JP2016537724 A5 JP 2016537724A5
Authority
JP
Japan
Prior art keywords
vector data
input
sample set
data sample
input vector
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2016530970A
Other languages
English (en)
Japanese (ja)
Other versions
JP2016537724A (ja
Filing date
Publication date
Priority claimed from US14/082,088 external-priority patent/US9880845B2/en
Application filed filed Critical
Publication of JP2016537724A publication Critical patent/JP2016537724A/ja
Publication of JP2016537724A5 publication Critical patent/JP2016537724A5/ja
Pending legal-status Critical Current

Links

JP2016530970A 2013-11-15 2014-11-12 ベクトル処理動作のために実行ユニットに入力ベクトルデータのインフライトフォーマット変換を提供するためにベクトルデータメモリと実行ユニットとの間でデータフローパスにおいてフォーマット変換回路を利用するベクトル処理エンジン（ｖｐｅ）および関連するベクトル処理システムと方法 Pending JP2016537724A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US14/082,088 US9880845B2 (en) 2013-11-15 2013-11-15 Vector processing engines (VPEs) employing format conversion circuitry in data flow paths between vector data memory and execution units to provide in-flight format-converting of input vector data to execution units for vector processing operations, and related vector processor systems and methods
US14/082,088 2013-11-15
PCT/US2014/065200 WO2015073526A1 (en) 2013-11-15 2014-11-12 Vector processing engine employing format conversion circuitry in data flow paths between vector data memory and execution units, and related method

Publications (2)

Publication Number Publication Date
JP2016537724A JP2016537724A (ja) 2016-12-01
JP2016537724A5 true JP2016537724A5 (enExample) 2018-04-26

Family

ID=52007281

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2016530970A Pending JP2016537724A (ja) 2013-11-15 2014-11-12 ベクトル処理動作のために実行ユニットに入力ベクトルデータのインフライトフォーマット変換を提供するためにベクトルデータメモリと実行ユニットとの間でデータフローパスにおいてフォーマット変換回路を利用するベクトル処理エンジン（ｖｐｅ）および関連するベクトル処理システムと方法

Country Status (5)

Country Link
US (1) US9880845B2 (enExample)
EP (1) EP3069232A1 (enExample)
JP (1) JP2016537724A (enExample)
CN (1) CN105723328A (enExample)
WO (1) WO2015073526A1 (enExample)

Families Citing this family (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9495154B2 (en) 2013-03-13 2016-11-15 Qualcomm Incorporated Vector processing engines having programmable data path configurations for providing multi-mode vector processing, and related vector processors, systems, and methods
US9619227B2 (en) 2013-11-15 2017-04-11 Qualcomm Incorporated Vector processing engines (VPEs) employing tapped-delay line(s) for providing precision correlation / covariance vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods
US9977676B2 (en) 2013-11-15 2018-05-22 Qualcomm Incorporated Vector processing engines (VPEs) employing reordering circuitry in data flow paths between execution units and vector data memory to provide in-flight reordering of output vector data stored to vector data memory, and related vector processor systems and methods
US9792118B2 (en) 2013-11-15 2017-10-17 Qualcomm Incorporated Vector processing engines (VPEs) employing a tapped-delay line(s) for providing precision filter vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods
US9684509B2 (en) 2013-11-15 2017-06-20 Qualcomm Incorporated Vector processing engines (VPEs) employing merging circuitry in data flow paths between execution units and vector data memory to provide in-flight merging of output vector data stored to vector data memory, and related vector processing instructions, systems, and methods
CN107315564B (zh) * 2016-04-26 2020-07-17 中科寒武纪科技股份有限公司 一种用于执行向量超越函数运算的装置和方法
CN107315567B (zh) * 2016-04-26 2020-08-07 中科寒武纪科技股份有限公司 一种用于执行向量最大值最小值运算的装置和方法
CN111651203B (zh) * 2016-04-26 2024-05-07 中科寒武纪科技股份有限公司 一种用于执行向量四则运算的装置和方法
CN111651201B (zh) * 2016-04-26 2023-06-13 中科寒武纪科技股份有限公司 一种用于执行向量合并运算的装置和方法
CN107092530B (zh) * 2017-03-01 2021-01-05 广州银禾网络通信有限公司 一种基于分布式内存的信令数据处理方法及系统
GB2564696B (en) 2017-07-20 2020-02-05 Advanced Risc Mach Ltd Register-based complex number processing
US11277455B2 (en) 2018-06-07 2022-03-15 Mellanox Technologies, Ltd. Streaming system
US20200106828A1 (en) * 2018-10-02 2020-04-02 Mellanox Technologies, Ltd. Parallel Computation Network Device
US11625393B2 (en) 2019-02-19 2023-04-11 Mellanox Technologies, Ltd. High performance computing system
EP3699770B1 (en) 2019-02-25 2025-05-21 Mellanox Technologies, Ltd. Collective communication system and methods
US20190220278A1 (en) * 2019-03-27 2019-07-18 Menachem Adelman Apparatus and method for down-converting and interleaving multiple floating point values
CN111813447B (zh) 2019-04-12 2022-11-08 杭州中天微系统有限公司 一种数据拼接指令的处理方法和处理装置
CN111813446A (zh) * 2019-04-12 2020-10-23 杭州中天微系统有限公司 一种数据加载和存储指令的处理方法和处理装置
CN111814093A (zh) * 2019-04-12 2020-10-23 杭州中天微系统有限公司 一种乘累加指令的处理方法和处理装置
EP3987392A1 (en) * 2019-06-25 2022-04-27 Huawei Technologies Co., Ltd. De-spreader system and method
US11221848B2 (en) * 2019-09-25 2022-01-11 Intel Corporation Sharing register file usage between fused processing resources
US11750699B2 (en) 2020-01-15 2023-09-05 Mellanox Technologies, Ltd. Small message aggregation
US11252027B2 (en) 2020-01-23 2022-02-15 Mellanox Technologies, Ltd. Network element supporting flexible data reduction operations
US11876885B2 (en) 2020-07-02 2024-01-16 Mellanox Technologies, Ltd. Clock queue with arming and/or self-arming features
US11556378B2 (en) 2020-12-14 2023-01-17 Mellanox Technologies, Ltd. Offloading execution of a multi-task parameter-dependent operation to a network device
CN116010762A (zh) * 2021-10-22 2023-04-25 意法半导体(格勒诺布尔2)公司 包括硬件计算器的集成电路和相应的计算方法
US20230135306A1 (en) * 2021-11-03 2023-05-04 Apple Inc. Crossbar circuit for unaligned memory access in neural network processor
US12309070B2 (en) 2022-04-07 2025-05-20 Nvidia Corporation In-network message aggregation for efficient small message transport
US11922237B1 (en) 2022-09-12 2024-03-05 Mellanox Technologies, Ltd. Single-step collective operations
US12489657B2 (en) 2023-08-17 2025-12-02 Mellanox Technologies, Ltd. In-network compute operation spreading

Family Cites Families (30)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB9509989D0 (en) 1995-05-17 1995-07-12 Sgs Thomson Microelectronics Manipulation of data
US7197625B1 (en) * 1997-10-09 2007-03-27 Mips Technologies, Inc. Alignment and ordering of vector elements for single instruction multiple data processing
US7685212B2 (en) * 2001-10-29 2010-03-23 Intel Corporation Fast full search motion estimation with SIMD merge instruction
US20040054877A1 (en) * 2001-10-29 2004-03-18 Macy William W. Method and apparatus for shuffling data
WO2004015563A1 (en) * 2002-08-09 2004-02-19 Intel Corporation Multimedia coprocessor control mechanism including alignment or broadcast instructions
GB2394571B (en) * 2002-10-23 2005-08-10 Motorola Inc Arrangement system and method for vector permutation in single-instruction multiple-data microprocessors
GB2409063B (en) 2003-12-09 2006-07-12 Advanced Risc Mach Ltd Vector by scalar operations
GB2409066B (en) 2003-12-09 2006-09-27 Advanced Risc Mach Ltd A data processing apparatus and method for moving data between registers and memory
US7933405B2 (en) 2005-04-08 2011-04-26 Icera Inc. Data access and permute unit
JP4686435B2 (ja) * 2006-10-27 2011-05-25 株式会社東芝 演算装置
US8255446B2 (en) 2006-12-12 2012-08-28 Arm Limited Apparatus and method for performing rearrangement and arithmetic operations on data
US20090172348A1 (en) 2007-12-26 2009-07-02 Robert Cavin Methods, apparatus, and instructions for processing vector data
US8667250B2 (en) 2007-12-26 2014-03-04 Intel Corporation Methods, apparatus, and instructions for converting vector data
US8681173B2 (en) 2007-12-31 2014-03-25 Intel Corporation Device, system, and method for improving processing efficiency by collectively applying operations
US8078834B2 (en) * 2008-01-09 2011-12-13 Analog Devices, Inc. Processor architectures for enhanced computational capability
GB2464292A (en) 2008-10-08 2010-04-14 Advanced Risc Mach Ltd SIMD processor circuit for performing iterative SIMD multiply-accumulate operations
US8868885B2 (en) 2010-11-18 2014-10-21 Ceva D.S.P. Ltd. On-the-fly permutation of vector elements for executing successive elemental instructions
WO2012111053A1 (ja) * 2011-02-15 2012-08-23 日本電気株式会社 複素演算処理用コプロセッサ及びプロセッサシステム
KR101918464B1 (ko) * 2011-09-14 2018-11-15 삼성전자 주식회사 스위즐드 버추얼 레지스터 기반의 프로세서 및 스위즐 패턴 제공 장치
US9251116B2 (en) 2011-11-30 2016-02-02 International Business Machines Corporation Direct interthread communication dataport pack/unpack and load/save
US9275014B2 (en) 2013-03-13 2016-03-01 Qualcomm Incorporated Vector processing engines having programmable data path configurations for providing multi-mode radix-2x butterfly vector processing circuits, and related vector processors, systems, and methods
US20140280407A1 (en) 2013-03-13 2014-09-18 Qualcomm Incorporated Vector processing carry-save accumulators employing redundant carry-save format to reduce carry propagation, and related vector processors, systems, and methods
US9495154B2 (en) 2013-03-13 2016-11-15 Qualcomm Incorporated Vector processing engines having programmable data path configurations for providing multi-mode vector processing, and related vector processors, systems, and methods
US9513908B2 (en) * 2013-05-03 2016-12-06 Samsung Electronics Co., Ltd. Streaming memory transpose operations
US9292298B2 (en) * 2013-07-08 2016-03-22 Arm Limited Data processing apparatus having SIMD processing circuitry
US9684509B2 (en) 2013-11-15 2017-06-20 Qualcomm Incorporated Vector processing engines (VPEs) employing merging circuitry in data flow paths between execution units and vector data memory to provide in-flight merging of output vector data stored to vector data memory, and related vector processing instructions, systems, and methods
US9977676B2 (en) 2013-11-15 2018-05-22 Qualcomm Incorporated Vector processing engines (VPEs) employing reordering circuitry in data flow paths between execution units and vector data memory to provide in-flight reordering of output vector data stored to vector data memory, and related vector processor systems and methods
US9792118B2 (en) 2013-11-15 2017-10-17 Qualcomm Incorporated Vector processing engines (VPEs) employing a tapped-delay line(s) for providing precision filter vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods
US20150143076A1 (en) 2013-11-15 2015-05-21 Qualcomm Incorporated VECTOR PROCESSING ENGINES (VPEs) EMPLOYING DESPREADING CIRCUITRY IN DATA FLOW PATHS BETWEEN EXECUTION UNITS AND VECTOR DATA MEMORY TO PROVIDE IN-FLIGHT DESPREADING OF SPREAD-SPECTRUM SEQUENCES, AND RELATED VECTOR PROCESSING INSTRUCTIONS, SYSTEMS, AND METHODS
US9619227B2 (en) 2013-11-15 2017-04-11 Qualcomm Incorporated Vector processing engines (VPEs) employing tapped-delay line(s) for providing precision correlation / covariance vector processing operations with reduced sample re-fetching and power consumption, and related vector processor systems and methods

Similar Documents

Publication Publication Date Title
JP2016537724A5 (enExample)
JP2016537722A5 (enExample)
JP2016537723A5 (enExample)
JP2016537726A5 (enExample)
JP6498226B2 (ja) プロセッサおよび方法
JP6761565B2 (ja) アウトオブオーダーハードウェアソフトウェア協調設計プロセッサにおいてスタック同期命令を用いてプレディケート値のスタックを実装し維持する方法および装置
TWI489382B (zh) 改良的萃取指令背景之設備及方法
JP2016541057A5 (enExample)
JP2018500657A5 (enExample)
TW201243726A (en) Systems, apparatuses, and methods for blending two source operands into a single destination using a writemask
JP2016537725A5 (enExample)
TWI567640B (zh) 用於不引發算術旗標的三輸入運算元加法指令之方法及處理器
JP5941488B2 (ja) 条件付きショート前方分岐の計算的に等価な述語付き命令への変換
KR20150091462A (ko) 충돌 검출을 수행하고, 레지스터의 콘텐츠를 다른 레지스터의 데이터 구성요소 위치들로 브로드캐스트하기 위한 시스템들, 장치들 및 방법들
TW201346744A (zh) 遮蔽排列指令的裝置及方法
TW201344573A (zh) 向量頻率擴展指令
TW201633114A (zh) 三維摩頓座標轉換處理器，方法，系統，及指令
CN102799418A (zh) 融合了顺序和vliw的处理器体系结构及指令执行方法
SE1150966A1 (sv) Digital signalprocessor och basbandskommunikationsanordning
US20130339689A1 (en) Later stage read port reduction
JP2006313422A (ja) 演算処理装置及びデータ転送処理の実行方法
TW201732571A (zh) 用於獲得偶數和奇數資料元素的系統、裝置及方法
CN104516726A (zh) 一种指令处理的方法及装置
CN101615113A (zh) 一条指令完成一次蝶形运算的微处理器实现方法
CN103942035B (zh) 处理指令的方法、编译器及指令处理器