JP2014510351A5 - - Google Patents

Download PDF

Info

Publication number
JP2014510351A5
JP2014510351A5 JP2014502547A JP2014502547A JP2014510351A5 JP 2014510351 A5 JP2014510351 A5 JP 2014510351A5 JP 2014502547 A JP2014502547 A JP 2014502547A JP 2014502547 A JP2014502547 A JP 2014502547A JP 2014510351 A5 JP2014510351 A5 JP 2014510351A5
Authority
JP
Japan
Prior art keywords
instruction
jkzd
jknzd
write mask
pointer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2014502547A
Other languages
English (en)
Japanese (ja)
Other versions
JP5947879B2 (ja
JP2014510351A (ja
Filing date
Publication date
Priority claimed from US13/078,901 external-priority patent/US20120254593A1/en
Application filed filed Critical
Publication of JP2014510351A publication Critical patent/JP2014510351A/ja
Publication of JP2014510351A5 publication Critical patent/JP2014510351A5/ja
Application granted granted Critical
Publication of JP5947879B2 publication Critical patent/JP5947879B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2014502547A 2011-04-01 2011-12-12 マスクレジスタを用いてジャンプを行うシステム、装置、および方法 Active JP5947879B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US13/078,901 US20120254593A1 (en) 2011-04-01 2011-04-01 Systems, apparatuses, and methods for jumps using a mask register
US13/078,901 2011-04-01
PCT/US2011/064487 WO2012134561A1 (en) 2011-04-01 2011-12-12 Systems, apparatuses, and methods for jumps using a mask register

Publications (3)

Publication Number Publication Date
JP2014510351A JP2014510351A (ja) 2014-04-24
JP2014510351A5 true JP2014510351A5 (enExample) 2015-05-21
JP5947879B2 JP5947879B2 (ja) 2016-07-06

Family

ID=46928903

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2014502547A Active JP5947879B2 (ja) 2011-04-01 2011-12-12 マスクレジスタを用いてジャンプを行うシステム、装置、および方法

Country Status (8)

Country Link
US (1) US20120254593A1 (enExample)
JP (1) JP5947879B2 (enExample)
KR (1) KR101618669B1 (enExample)
CN (1) CN103718157B (enExample)
DE (1) DE112011105123T5 (enExample)
GB (1) GB2502754B (enExample)
TW (1) TWI467478B (enExample)
WO (1) WO2012134561A1 (enExample)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5739055B2 (ja) * 2011-04-01 2015-06-24 インテル コーポレイション ベクトルフレンドリ命令フォーマット及びその実行
CN104011670B (zh) 2011-12-22 2016-12-28 英特尔公司 用于基于向量写掩码的内容而在通用寄存器中存储两个标量常数之一的指令
JP5976930B2 (ja) * 2012-08-08 2016-08-24 インテル コーポレイション バーチャルファンクションを無効にするコールのためのサポートを含むｉｓａブリッジング
JP6187478B2 (ja) * 2013-01-11 2017-08-30 日本電気株式会社 インデックスキー生成装置及びインデックスキー生成方法並びに検索方法
US9207942B2 (en) * 2013-03-15 2015-12-08 Intel Corporation Systems, apparatuses,and methods for zeroing of bits in a data element
US9411600B2 (en) * 2013-12-08 2016-08-09 Intel Corporation Instructions and logic to provide memory access key protection functionality
US9715432B2 (en) * 2014-12-23 2017-07-25 Intel Corporation Memory fault suppression via re-execution and hardware FSM
CN112083954B (zh) * 2019-06-13 2024-09-06 华夏芯（北京）通用处理器技术有限公司 一种gpu中显式独立掩码寄存器的掩码操作方法
CN117591184B (zh) * 2023-12-08 2024-05-07 超睿科技(长沙)有限公司 Risc-v向量压缩乱序执行的实现方法及装置

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4084226A (en) * 1976-09-24 1978-04-11 Sperry Rand Corporation Virtual address translator
JPS57101938A (en) * 1980-12-18 1982-06-24 Fujitsu Ltd Operation controlling system by first read of mask
JP2928680B2 (ja) * 1992-03-30 1999-08-03 株式会社東芝 複合条件処理方式
JPH0683858A (ja) * 1992-06-02 1994-03-25 Nec Corp ベクトル命令処理装置
JP3565314B2 (ja) * 1998-12-17 2004-09-15 富士通株式会社 分岐命令実行制御装置
US20100274988A1 (en) * 2002-02-04 2010-10-28 Mimar Tibet Flexible vector modes of operation for SIMD processor
TWI244035B (en) * 2004-01-30 2005-11-21 Ip First Llc A mechanism and a microprocessor apparatus for performing an indirect near jump operation
US7409535B2 (en) * 2005-04-20 2008-08-05 International Business Machines Corporation Branch target prediction for multi-target branches by identifying a repeated pattern
US9529592B2 (en) * 2007-12-27 2016-12-27 Intel Corporation Vector mask memory access instructions to perform individual and sequential memory access operations if an exception occurs during a full width memory access operation
TWI379230B (en) * 2008-11-14 2012-12-11 Realtek Semiconductor Corp Instruction mode identification apparatus and instruction mode identification method
US9952864B2 (en) * 2009-12-23 2018-04-24 Intel Corporation System, apparatus, and method for supporting condition codes

Similar Documents

Publication Publication Date Title
JP2014510351A5 (enExample)
JP6351682B2 (ja) 装置および方法
US9235414B2 (en) SIMD integer multiply-accumulate instruction for multi-precision arithmetic
US9081564B2 (en) Converting scalar operation to specific type of vector operation using modifier instruction
US9921832B2 (en) Instruction to reduce elements in a vector register with strided access pattern
KR101851439B1 (ko) 충돌 검출을 수행하고, 레지스터의 콘텐츠를 다른 레지스터의 데이터 구성요소 위치들로 브로드캐스트하기 위한 시스템들, 장치들 및 방법들
EP3767462B1 (en) Detecting a dynamic control flow re-convergence point for conditional branches in hardware
JP2011517493A (ja) 実行された命令の結果を選択的にコミットするためのシステムおよび方法
US20220027154A1 (en) Addition instructions with independent carry chains
JP5947879B2 (ja) マスクレジスタを用いてジャンプを行うシステム、装置、および方法
US20160188330A1 (en) Systems, apparatuses, and methods for data speculation execution
KR20170098803A (ko) 데이터 추론 실행을 위한 시스템, 장치 및 방법
KR20170099872A (ko) 데이터 추론 실행을 위한 시스템, 장치 및 방법
JP2013543175A5 (enExample)
US20160357556A1 (en) Systems, apparatuses, and methods for data speculation execution
KR20130064797A (ko) 범용 논리 연산 방법 및 장치
CN111782270A (zh) 一种数据处理方法及装置、存储介质
US10061589B2 (en) Systems, apparatuses, and methods for data speculation execution
JP2017534982A (ja) ４ｄ座標から４ｄのｚ曲線インデックスを計算するための機械レベル命令
US10387158B2 (en) Systems, apparatuses, and methods for data speculation execution
US12112171B2 (en) Loop support extensions
US10942744B2 (en) Systems, apparatuses, and methods for data speculation execution
US20140365751A1 (en) Operand generation in at least one processing pipeline
JP5753603B2 (ja) データ要素内のビットをゼロ化するためのシステム、装置、および方法
EP4202658A1 (en) Zero cycle memory initialization