JP2014207386A - Wafer processing method - Google Patents

Wafer processing method Download PDF

Info

Publication number
JP2014207386A
JP2014207386A JP2013085222A JP2013085222A JP2014207386A JP 2014207386 A JP2014207386 A JP 2014207386A JP 2013085222 A JP2013085222 A JP 2013085222A JP 2013085222 A JP2013085222 A JP 2013085222A JP 2014207386 A JP2014207386 A JP 2014207386A
Authority
JP
Japan
Prior art keywords
wafer
processing method
metal film
dividing
grinding
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2013085222A
Other languages
Japanese (ja)
Other versions
JP6121225B2 (en
Inventor
一樹 本嶋
Kazuki Motojima
一樹 本嶋
真 増永
Makoto Masunaga
真 増永
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Disco Corp
Original Assignee
Disco Abrasive Systems Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Disco Abrasive Systems Ltd filed Critical Disco Abrasive Systems Ltd
Priority to JP2013085222A priority Critical patent/JP6121225B2/en
Publication of JP2014207386A publication Critical patent/JP2014207386A/en
Application granted granted Critical
Publication of JP6121225B2 publication Critical patent/JP6121225B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Mechanical Treatment Of Semiconductor (AREA)
  • Dicing (AREA)

Abstract

PROBLEM TO BE SOLVED: To provide a wafer processing method capable of suppressing occurrence of chipping called a crack.SOLUTION: A wafer processing method comprises a grinding step, a metal film coating step, a groove forming step, and a dividing step. The grinding step forms a circular recess and an annular reinforcing part WS by grinding a rear surface corresponding to a device region of a wafer W. The metal film coating step coats the rear surface of the wafer W with a metal film after the grinding step. The groove forming step forms a plurality of grooves having a depth not reaching a rear surface of the device region by cutting the wafer W with a cutting blade along division schedule lines from the surface side of the wafer W to disperse internal stress after the metal film coating step. The dividing step forms a division groove DS having a depth reaching from a bottom of the groove to the rear surface of the device region with the cutting blade and divides the wafer W into a plurality of devices D after the groove forming step.

Description

本発明は、表面にデバイス領域と、デバイス領域を囲繞する外周余剰領域と、を備えるウエーハを個々のデバイスに分割するウエーハの加工方法に関する。   The present invention relates to a wafer processing method in which a wafer having a device region on the surface and an outer peripheral surplus region surrounding the device region is divided into individual devices.

IC等の複数のデバイスが形成されたウエーハは、裏面を研削して所定の厚さに形成した後に、ダイシング装置等によって個々のデバイスに分割され、各種電子機器等に利用されている。近年は、電子機器等の軽量化、小型化を可能とするために、研削によりウエーハが100μm〜20μmと極めて薄く形成されるようになっている。   A wafer on which a plurality of devices such as ICs are formed is ground into a predetermined thickness by grinding the back surface, and then divided into individual devices by a dicing apparatus or the like and used for various electronic devices and the like. In recent years, in order to reduce the weight and size of electronic devices and the like, wafers have been formed to be extremely thin as 100 μm to 20 μm by grinding.

ところが、このように薄く形成されたウエーハは、紙のように腰がなくなって取り扱いが困難になり、その後の搬送に支障を来したり、デバイスの裏面電極用の金、銀、チタン等の厚さ数十nmの金属膜を研削した面に被覆することが困難になるという問題が生じている。そこで、ウエーハのデバイス領域に対応する裏面のみを研削し、デバイス領域を囲繞する外周余剰領域に対応するウエーハの裏面にリング状の環状補強部を形成する研削方法が提案されている(例えば特許文献1参照)。   However, such thinly formed wafers are difficult to handle due to their lack of elasticity like paper, hindering subsequent transport, and the thickness of gold, silver, titanium, etc. for the back electrode of the device. There is a problem that it becomes difficult to coat a ground surface of a metal film of several tens of nanometers. Accordingly, a grinding method has been proposed in which only the back surface corresponding to the device region of the wafer is ground, and a ring-shaped annular reinforcing portion is formed on the back surface of the wafer corresponding to the outer peripheral surplus region surrounding the device region (for example, Patent Documents). 1).

また、このようにして裏面の外周にリング状の環状補強部が形成されたウエーハをストリート(分割予定ライン)に沿って分割する方法として、リング状の環状補強部を除去した後、ウエーハの表面側から切削ブレードで切削する方法が提案されている(例えば特許文献2参照)。   Further, as a method of dividing the wafer having the ring-shaped annular reinforcing portion formed on the outer periphery of the back surface along the street (division planned line) in this way, after removing the ring-shaped annular reinforcing portion, the surface of the wafer A method of cutting with a cutting blade from the side has been proposed (see, for example, Patent Document 2).

特開2007−019461号公報JP 2007-019461 A 特開2007−019379号公報JP 2007-019379 A

このように、非常に薄く研削した後、リング状の環状補強部によって反り無く維持されたウエーハの裏面に金属膜を被覆すると、異なる材質が貼り合わせれた状態により、熱膨張率の違いにより内部応力が内包される。また、環状補強部を設けていても、非常に薄く研削した面に反りが生じると、金属膜を被覆する際に当該研削した面を平坦に保持するために、金属膜を被覆すると、ウエーハの内部に内部応力が内包される。この内部応力が内包された状態のまま通常のダイシングを行うと、分割されたデバイスの側面の特に裏面側(金属膜近辺)にクラックと呼ばれるカケが発生しやすく、デバイスとしての強度を落としてしまうという虞があった。   In this way, after grinding very thinly, if the metal film is coated on the back surface of the wafer maintained without warping by the ring-shaped annular reinforcing part, the internal stress due to the difference in the thermal expansion coefficient due to the state that different materials are bonded together. Is included. Further, even if an annular reinforcing portion is provided, if warping occurs on a very thin ground surface, when the metal film is coated in order to keep the ground surface flat when the metal film is coated, Internal stress is contained inside. If normal dicing is performed with the internal stress contained, cracks called cracks are likely to occur on the back side (near the metal film) of the divided device, and the strength of the device is reduced. There was a fear.

本発明は、上記問題に鑑みなされたもので、その目的は、クラックと呼ばれるカケの発生を抑制できるウエーハの加工方法を提供することにある。   The present invention has been made in view of the above problems, and an object of the present invention is to provide a wafer processing method capable of suppressing generation of cracks called cracks.

上述した課題を解決し、目的を達成するために、本発明のウエーハの加工方法は、複数のデバイスが複数の分割予定ラインによって区画されたデバイス領域と、該デバイス領域を囲繞する外周余剰領域とが表面に形成されたウエーハを個々のデバイスに分割するウエーハの加工方法であって、該デバイス領域に対応する該ウエーハの裏面を研削して円形凹部を形成するとともに、該円形凹部の外周に環状補強部を形成する研削ステップと、該研削ステップの後に、該ウエーハの裏面に金属膜を被覆する金属膜被覆ステップと、該金属膜被覆ステップの後に、該ウエーハの表面側から該分割予定ラインに沿って切削ブレードで該ウエーハを切削し、該デバイス領域の裏面に至らない深さの複数の溝を形成して応力を分散させる溝形成ステップと、該溝形成ステップの後に、該溝の底部から該デバイス領域の裏面に至る深さの分割溝を該切削ブレードで形成し、該ウエーハを複数のデバイスに分割する分割ステップと、を備えることを特徴とする。   In order to solve the above-described problems and achieve the object, the wafer processing method of the present invention includes a device region in which a plurality of devices are partitioned by a plurality of division lines, and an outer peripheral surplus region surrounding the device region. Is a wafer processing method in which a wafer formed on the surface is divided into individual devices, the back surface of the wafer corresponding to the device region is ground to form a circular recess, and an annular outer periphery of the circular recess is formed. A grinding step for forming a reinforcing portion, a metal film coating step for coating a back surface of the wafer with a metal film after the grinding step, and a line to be divided from the front side of the wafer to the division line after the metal film coating step. A groove forming step in which the wafer is cut along with a cutting blade to form a plurality of grooves having a depth not reaching the back surface of the device region to disperse the stress; After the groove forming step, there is provided a dividing step of forming a dividing groove having a depth from the bottom of the groove to the back surface of the device region with the cutting blade, and dividing the wafer into a plurality of devices. And

また、前記ウエーハの加工方法は、前記溝形成ステップの前又は後に、前記環状補強部の内周に沿って前記ウエーハを切断し、該環状補強部と前記デバイス領域とを分離する環状補強部分離ステップが実施されることが好ましい。   Further, the wafer processing method may include an annular reinforcing portion separation that cuts the wafer along the inner periphery of the annular reinforcing portion before or after the groove forming step to separate the annular reinforcing portion and the device region. It is preferred that the steps are performed.

本願発明のウエーハの加工方法によれば、ウエーハの外周余剰領域を残して研削した面に金属膜を被覆した後、始めに裏面に至らない深さの溝を複数形成した後、改めて、溝の底部から分割溝を形成して、各デバイスに分割する。このために、裏面に至らない深さの溝を形成した際に、ウエーハの内部応力をある程度解放でき、分割する際に発生しやすい側面クラックを抑制でき、クラックと呼ばれるカケの発生を抑制することができる。   According to the wafer processing method of the present invention, after the metal film is coated on the ground surface leaving the outer peripheral surplus area of the wafer, a plurality of grooves having a depth not reaching the back surface are first formed, A dividing groove is formed from the bottom to divide each device. For this reason, when a groove with a depth that does not reach the back surface is formed, the internal stress of the wafer can be released to some extent, side cracks that are likely to occur when splitting can be suppressed, and the occurrence of cracks called cracks can be suppressed. Can do.

図1(a)は、実施形態に係るウエーハの加工方法の保護テープ貼着前のウエーハを示す斜視図であり、図1(b)は、実施形態に係るウエーハの加工方法の保護テープ貼着後のウエーハを示す斜視図である。Fig.1 (a) is a perspective view which shows the wafer before sticking the protective tape of the wafer processing method which concerns on embodiment, FIG.1 (b) is sticking the protective tape of the wafer processing method which concerns on embodiment. It is a perspective view which shows the back wafer. 図2は、実施形態に係るウエーハの加工方法の研削ステップの概要を示す斜視図である。FIG. 2 is a perspective view showing an outline of a grinding step of the wafer processing method according to the embodiment. 図3(a)は、実施形態に係るウエーハの加工方法の研削ステップ後のウエーハの斜視図であり、図3(b)は、実施形態に係るウエーハの加工方法の研削ステップ後のウエーハの断面図である。FIG. 3A is a perspective view of the wafer after the grinding step of the wafer processing method according to the embodiment, and FIG. 3B is a cross-sectional view of the wafer after the grinding step of the wafer processing method according to the embodiment. FIG. 図4は、実施形態に係るウエーハの加工方法の金属膜被覆ステップの概要を示す図である。FIG. 4 is a diagram showing an outline of the metal film coating step of the wafer processing method according to the embodiment. 図5は、実施形態に係るウエーハの加工方法の金属膜被覆ステップ後のウエーハの断面図である。FIG. 5 is a cross-sectional view of the wafer after the metal film coating step of the wafer processing method according to the embodiment. 図6(a)は、実施形態に係るウエーハの加工方法の金属膜被覆ステップ後の環状フレームに支持されたウエーハの斜視図であり、図6(b)は、実施形態に係るウエーハの加工方法の金属膜被覆ステップ後の環状フレームに支持されたウエーハの断面図である。FIG. 6A is a perspective view of the wafer supported by the annular frame after the metal film coating step of the wafer processing method according to the embodiment, and FIG. 6B is a wafer processing method according to the embodiment. It is sectional drawing of the wafer supported by the cyclic | annular flame | frame after the metal film coating step of this. 図7は、実施形態に係るウエーハの加工方法の保護テープ剥離ステップの概要を示す斜視図である。FIG. 7 is a perspective view showing an outline of the protective tape peeling step of the wafer processing method according to the embodiment. 図8は、実施形態に係るウエーハの加工方法の環状補強部分離ステップの概要を示す断面図である。FIG. 8 is a cross-sectional view illustrating an outline of the annular reinforcing portion separating step of the wafer processing method according to the embodiment. 図9は、実施形態に係るウエーハの加工方法の溝形成ステップの概要を示す断面図である。FIG. 9 is a cross-sectional view illustrating an outline of a groove forming step of the wafer processing method according to the embodiment. 図10は、実施形態に係るウエーハの加工方法の分割ステップの概要を示す断面図である。FIG. 10 is a cross-sectional view showing an outline of the division step of the wafer processing method according to the embodiment. 図11は、実施形態に係るウエーハの加工方法の分割ステップ後のウエーハの斜視図である。FIG. 11 is a perspective view of the wafer after the dividing step of the wafer processing method according to the embodiment. 図12は、実施形態に係るウエーハの加工方法の環状補強部除去ステップの概要を示す斜視図である。FIG. 12 is a perspective view showing an outline of the annular reinforcing portion removing step of the wafer processing method according to the embodiment. 図13は、実施形態の変形例に係るウエーハの加工方法の環状補強部除去ステップを示す斜視図である。FIG. 13 is a perspective view showing the annular reinforcing portion removing step of the wafer processing method according to the modification of the embodiment. 図14は、実施形態の変形例に係るウエーハの加工方法の溝形成ステップの概要を示す断面図である。FIG. 14 is a cross-sectional view illustrating an outline of a groove forming step of a wafer processing method according to a modification of the embodiment. 図15は、実施形態の変形例に係るウエーハの加工方法の分割ステップの概要を示す断面図である。FIG. 15 is a cross-sectional view illustrating an outline of the dividing step of the wafer processing method according to the modification of the embodiment. 図16は、実施形態に係るウエーハの加工方法の分割ステップ後のウエーハの斜視図である。FIG. 16 is a perspective view of the wafer after the dividing step of the wafer processing method according to the embodiment.

本発明を実施するための形態(実施形態)につき、図面を参照しつつ詳細に説明する。以下の実施形態に記載した内容により本発明が限定されるものではない。また、以下に記載した構成要素には、当業者が容易に想定できるもの、実質的に同一のものが含まれる。さらに、以下に記載した構成は適宜組み合わせることが可能である。また、本発明の要旨を逸脱しない範囲で構成の種々の省略、置換又は変更を行うことができる。   DESCRIPTION OF EMBODIMENTS Embodiments (embodiments) for carrying out the present invention will be described in detail with reference to the drawings. The present invention is not limited by the contents described in the following embodiments. The constituent elements described below include those that can be easily assumed by those skilled in the art and those that are substantially the same. Furthermore, the structures described below can be combined as appropriate. Various omissions, substitutions, or changes in the configuration can be made without departing from the scope of the present invention.

〔実施形態〕
本実施形態に係るウエーハの加工方法を、図1から図12に基づいて説明する。図1(a)は、実施形態に係るウエーハの加工方法の保護テープ貼着前のウエーハを示す斜視図、図1(b)は、実施形態に係るウエーハの加工方法の保護テープ貼着後のウエーハを示す斜視図、図2は、実施形態に係るウエーハの加工方法の研削ステップの概要を示す斜視図、図3(a)は、実施形態に係るウエーハの加工方法の研削ステップ後のウエーハの斜視図、図3(b)は、実施形態に係るウエーハの加工方法の研削ステップ後のウエーハの断面図、図4は、実施形態に係るウエーハの加工方法の金属膜被覆ステップの概要を示す図、図5は、実施形態に係るウエーハの加工方法の金属膜被覆ステップ後のウエーハの断面図、図6(a)は、実施形態に係るウエーハの加工方法の金属膜被覆ステップ後の環状フレームに支持されたウエーハの斜視図、図6(b)は、実施形態に係るウエーハの加工方法の金属膜被覆ステップ後の環状フレームに支持されたウエーハの断面図、図7は、実施形態に係るウエーハの加工方法の保護テープ剥離ステップの概要を示す斜視図、図8は、実施形態に係るウエーハの加工方法の環状補強部分離ステップの概要を示す断面図、図9は、実施形態に係るウエーハの加工方法の溝形成ステップの概要を示す断面図、図10は、実施形態に係るウエーハの加工方法の分割ステップの概要を示す断面図、図11は、実施形態に係るウエーハの加工方法の分割ステップ後のウエーハの斜視図、図12は、実施形態に係るウエーハの加工方法の環状補強部除去ステップの概要を示す斜視図である。
Embodiment
A wafer processing method according to the present embodiment will be described with reference to FIGS. FIG. 1A is a perspective view showing a wafer before sticking a protective tape of the wafer processing method according to the embodiment, and FIG. 1B is a diagram after sticking the protective tape of the wafer processing method according to the embodiment. FIG. 2 is a perspective view showing an outline of a grinding step of the wafer processing method according to the embodiment. FIG. 3A is a perspective view of the wafer after the grinding step of the wafer processing method according to the embodiment. FIG. 3B is a sectional view of the wafer after the grinding step of the wafer processing method according to the embodiment, and FIG. 4 is a diagram showing an outline of the metal film coating step of the wafer processing method according to the embodiment. FIG. 5 is a cross-sectional view of the wafer after the metal film coating step of the wafer processing method according to the embodiment, and FIG. 6 (a) is an annular frame after the metal film coating step of the wafer processing method according to the embodiment. Supported FIG. 6B is a sectional view of the wafer supported by the annular frame after the metal film coating step of the wafer processing method according to the embodiment, and FIG. 7 is a wafer processing method according to the embodiment. FIG. 8 is a cross-sectional view showing an outline of the annular reinforcing portion separating step of the wafer processing method according to the embodiment, and FIG. 9 is a view of the wafer processing method according to the embodiment. FIG. 10 is a cross-sectional view showing an outline of a groove forming step, FIG. 10 is a cross-sectional view showing an outline of a dividing step of the wafer processing method according to the embodiment, and FIG. 11 is a wafer after the dividing step of the wafer processing method according to the embodiment. FIG. 12 is a perspective view showing an outline of the annular reinforcing portion removing step of the wafer processing method according to the embodiment.

本実施形態に係るウエーハの加工方法(以下、単に加工方法と呼ぶ)は、図1に示すウエーハWを加工する加工方法であって、研削ステップと、金属膜被覆ステップと、溝形成ステップと、分割ステップとを少なくとも備え、ウエーハWの裏面Wb側を研削し、切削加工によりウエーハWを個々のデバイスDに分割する方法である。   A wafer processing method according to the present embodiment (hereinafter simply referred to as a processing method) is a processing method for processing the wafer W shown in FIG. 1, and includes a grinding step, a metal film coating step, a groove forming step, A dividing step, and grinding the back surface Wb side of the wafer W, and dividing the wafer W into individual devices D by cutting.

なお、本実施形態に係る加工方法により個々のデバイスDに分割される加工対象としてのウエーハWは、本実施形態ではシリコン、サファイア、ガリウムなどを母材とする円板状の半導体ウエーハや光デバイスウエーハである。ウエーハWは、図1に示すように、複数のデバイスDが複数の分割予定ラインS1,S2によって区画されたデバイス領域W1と、デバイス領域W1を囲繞する外周余剰領域W2とが表面Waに形成されている。なお、分割予定ラインS1,S2として、互いに平行な複数の第1の分割予定ラインS1と、互いに平行でかつ第1の分割予定ラインS1に直交する複数の第2の分割予定ラインS2とが設けられている。   In addition, the wafer W as a processing target divided into the individual devices D by the processing method according to the present embodiment is a disk-shaped semiconductor wafer or optical device whose base material is silicon, sapphire, gallium, or the like in the present embodiment. It is a wafer. As shown in FIG. 1, the wafer W has a device area W1 in which a plurality of devices D are partitioned by a plurality of division lines S1 and S2 and an outer peripheral surplus area W2 surrounding the device area W1 formed on the surface Wa. ing. As the planned division lines S1 and S2, a plurality of first division planned lines S1 that are parallel to each other and a plurality of second planned division lines S2 that are parallel to each other and orthogonal to the first planned division line S1 are provided. It has been.

本実施形態に係る加工方法は、まず、保護テープ貼着ステップにおいて、図1(a)に示すように、保護テープT1の粘着層(図示せず)をウエーハWの表面Waと対向させた後、図1(b)に示すように、保護テープT1の粘着層をウエーハWの表面Waに貼着する。なお、保護テープT1は、ウエーハWの外形と同等の外形に形成され、粘着層がウエーハWの表面Wa全面に貼着されることで、ウエーハWの表面Wa全面を保護するものである。そして、研削ステップに進む。   In the processing method according to the present embodiment, first, after the adhesive layer (not shown) of the protective tape T1 is opposed to the surface Wa of the wafer W, as shown in FIG. As shown in FIG. 1B, the adhesive layer of the protective tape T1 is attached to the surface Wa of the wafer W. The protective tape T1 is formed in an outer shape equivalent to the outer shape of the wafer W, and an adhesive layer is attached to the entire surface Wa of the wafer W to protect the entire surface Wa of the wafer W. Then, the process proceeds to the grinding step.

研削ステップでは、ウエーハWの表面Wa即ち保護テープT1を研削装置10のチャックテーブル11に保持させる。その後、図2に示すように、チャックテーブル11を軸心回りに回転させるとともに、研削装置10の研削ユニット12をチャックテーブル11と同じ向きに軸心回りに回転させながらウエーハWの裏面Wbに押し付ける。そして、デバイス領域W1に対応するウエーハWの裏面Wbを研削する。図3(a)及び図3(b)に示すように、ウエーハWの裏面Wb側に円形凹部WRを形成するとともに、円形凹部WRの外周に外周余剰領域W2に対応した環状補強部WSを形成する。即ち、研削ステップでは、ウエーハWの裏面Wbのデバイス領域W1に対応する部分を研削ユニット12に研削させて円形凹部WRを形成し、ウエーハWの裏面Wbの外周余剰領域W2に対応する部分を研削ユニット12に研削させずに外周余剰領域W2を残して環状補強部WSを形成する。そして、金属膜被覆ステップに進む。   In the grinding step, the surface Wa of the wafer W, that is, the protective tape T1 is held on the chuck table 11 of the grinding apparatus 10. After that, as shown in FIG. 2, the chuck table 11 is rotated around the axis, and the grinding unit 12 of the grinding apparatus 10 is pressed against the back surface Wb of the wafer W while rotating around the axis in the same direction as the chuck table 11. . Then, the back surface Wb of the wafer W corresponding to the device region W1 is ground. As shown in FIGS. 3A and 3B, a circular concave portion WR is formed on the back surface Wb side of the wafer W, and an annular reinforcing portion WS corresponding to the outer peripheral surplus region W2 is formed on the outer periphery of the circular concave portion WR. To do. That is, in the grinding step, a portion corresponding to the device region W1 of the back surface Wb of the wafer W is ground by the grinding unit 12 to form a circular recess WR, and a portion corresponding to the outer peripheral surplus region W2 of the back surface Wb of the wafer W is ground. The annular reinforcing portion WS is formed by leaving the outer peripheral surplus region W2 without grinding the unit 12. Then, the process proceeds to the metal film coating step.

金属膜被覆ステップでは、研削ステップの後に、図4に示すように、ウエーハWの表面Wa即ち保護テープT1を金属膜被覆装置20のチャンバー21内の保持部22に保持させる。この際、ウエーハWの特に円形凹部WRの底面WRBを、反りなく平坦な状態で保持部22に保持させる。このために、研削ステップ後に、ウエーハWの円形凹部WRの底面WRBに反りなどが生じた場合には、ウエーハWに内部応力が生じる。その後、チャンバー21の導入口21aからアルゴンガスなどの希ガスを導入し、チャンバー21内を減圧口21bに接続した減圧源(図示せず)により減圧する。そして、チャンバー21の導入口21aから導入されてイオン化された希ガスを、高周波電源23により印加されて励磁部材24に支持されたスパッタ源25に衝突させて、スパッタ源25を構成する金属をウエーハWの円形凹部WRの底面WRB、内周面WRI、残りの裏面Wb及び外周面WP全体に付着させる。こうして、図5に示すように、ウエーハWの少なくとも裏面Wb全体に金属膜MFを被覆する。このとき、ウエーハWと金属膜MFとの熱膨張率の違いにより、ウエーハWの円形凹部WRの底面WRB等に内部応力が生じる。   In the metal film coating step, after the grinding step, as shown in FIG. 4, the surface Wa of the wafer W, that is, the protective tape T <b> 1 is held by the holding unit 22 in the chamber 21 of the metal film coating apparatus 20. At this time, the bottom surface WRB of the wafer W, particularly the circular recess WR, is held by the holding unit 22 in a flat state without warping. For this reason, if warping or the like occurs on the bottom surface WRB of the circular recess WR of the wafer W after the grinding step, an internal stress is generated in the wafer W. Thereafter, a rare gas such as argon gas is introduced from the inlet 21a of the chamber 21, and the inside of the chamber 21 is decompressed by a decompression source (not shown) connected to the decompression port 21b. Then, the rare gas introduced and ionized from the introduction port 21a of the chamber 21 is collided with the sputtering source 25 applied by the high frequency power source 23 and supported by the exciting member 24, and the metal constituting the sputtering source 25 is removed from the wafer. The bottom surface WRB, the inner peripheral surface WRI, the remaining back surface Wb, and the entire outer peripheral surface WP of the circular recess WR of W are attached. Thus, as shown in FIG. 5, at least the entire back surface Wb of the wafer W is coated with the metal film MF. At this time, due to the difference in thermal expansion coefficient between the wafer W and the metal film MF, internal stress is generated on the bottom surface WRB of the circular recess WR of the wafer W.

その後、ウエーハWの裏面Wbを、外周部が環状フレームF(図6(a)に示す)に装着されたダイシングテープT2(図6(a)に示す)の粘着面に押し付け、円形凹部WRよりも若干小さい凸状部材(図示せず)をダイシングテープT2を介して円形凹部WR内に挿入する。そして、ダイシングテープT2の粘着面をウエーハWに被覆された金属膜MFに密着させて、図6(b)に示すように、ダイシングテープT2の粘着面を、ウエーハWの裏面Wb全体に被覆された金属膜MFに貼着させる。そして、保護テープ剥離ステップに進む。   Thereafter, the back surface Wb of the wafer W is pressed against the adhesive surface of the dicing tape T2 (shown in FIG. 6 (a)) whose outer peripheral portion is mounted on the annular frame F (shown in FIG. 6 (a)). A slightly smaller convex member (not shown) is inserted into the circular concave portion WR via the dicing tape T2. Then, the adhesive surface of the dicing tape T2 is brought into close contact with the metal film MF coated on the wafer W, and the adhesive surface of the dicing tape T2 is coated on the entire back surface Wb of the wafer W as shown in FIG. Affixed to the metal film MF. Then, the process proceeds to the protective tape peeling step.

保護テープ剥離ステップでは、図7に示すように、ウエーハWの表面Waに貼着された保護テープT1をウエーハWの表面Waから剥離させる。そして、環状補強部分離ステップに進む。   In the protective tape peeling step, the protective tape T1 attached to the surface Wa of the wafer W is peeled from the surface Wa of the wafer W as shown in FIG. And it progresses to a cyclic | annular reinforcement part isolation | separation step.

環状補強部分離ステップでは、溝形成ステップの前に、ウエーハWをダイシングテープT2を介して切削装置30のチャックテーブル31に保持させる。そして、図8に示すように、チャックテーブル31を介してウエーハWを軸心回りに回転させながら、切削装置30のスピンドル軸心回りに回転する切削ブレード32−1によりウエーハWのデバイス領域W1と外周余剰領域W2との境目を切断する。そして、環状補強部WSの内周に沿って、ウエーハWを切断して、ウエーハWの全周に亘って、環状補強部WSとデバイス領域W1とを分離する。なお、環状補強部分離ステップでは、切削ブレード32−1によりダイシングテープT2の厚みの中央まで切断する。そして、溝形成ステップに進む。   In the annular reinforcing portion separating step, the wafer W is held on the chuck table 31 of the cutting device 30 via the dicing tape T2 before the groove forming step. Then, as shown in FIG. 8, the device region W1 of the wafer W is rotated by the cutting blade 32-1 that rotates around the spindle axis of the cutting device 30 while rotating the wafer W around the axis through the chuck table 31. The boundary with the outer peripheral surplus area W2 is cut. Then, the wafer W is cut along the inner periphery of the annular reinforcing portion WS, and the annular reinforcing portion WS and the device region W1 are separated over the entire periphery of the wafer W. In the annular reinforcing portion separating step, the cutting blade 32-1 is used to cut to the center of the thickness of the dicing tape T2. Then, the process proceeds to the groove forming step.

溝形成ステップでは、金属膜被覆ステップの後に、チャックテーブル31と切削装置30のスピンドル軸心回りに回転する切削ブレード32−2とを分割予定ラインS1,S2に沿って相対的に移動させながら、図9に示すように、ウエーハWの表面Wa側から分割予定ラインS1,S2に沿って切削ブレード32−2でウエーハWを切削する。そして、デバイス領域W1の裏面Wbに至らない深さの複数の溝Sを切削ブレード32−2で形成して、金属膜被覆ステップで生じたウエーハWの内部応力(応力に相当)を分散(解放)させる。なお、本実施形態では、全ての分割予定ラインS1,S2に溝Sを形成する。そして、分割ステップに進む。   In the groove forming step, after the metal film coating step, while relatively moving the chuck table 31 and the cutting blade 32-2 rotating around the spindle axis of the cutting device 30 along the scheduled division lines S1, S2, As shown in FIG. 9, the wafer W is cut by the cutting blade 32-2 along the division lines S1 and S2 from the surface Wa side of the wafer W. Then, a plurality of grooves S having a depth not reaching the back surface Wb of the device region W1 are formed by the cutting blade 32-2, and the internal stress (corresponding to the stress) of the wafer W generated in the metal film coating step is dispersed (released). ) In the present embodiment, the grooves S are formed in all the planned division lines S1 and S2. Then, the process proceeds to the division step.

分割ステップでは、溝形成ステップの後に、チャックテーブル31と切削装置30の軸心回りに回転する切削ブレード32−3とを分割予定ラインS1,S2に沿って相対的に移動させながら、図10に示すように、ウエーハWの表面Wa側から分割予定ラインS1,S2に沿って切削ブレード32−3でウエーハWを切削する。そして、溝Sの底部からデバイス領域W1の裏面Wbに至る深さの分割溝DSを切削ブレード32−3で形成して、図11に示すように、ウエーハWを複数のデバイスDに分割して、環状補強部除去ステップに進む。環状補強部除去ステップでは、図12に示すように、ダイシングテープT2から環状補強部WSを除去した後、個々に分割されたデバイスDをダイシングテープT2から取り外す。   In the dividing step, after the groove forming step, the chuck table 31 and the cutting blade 32-3 rotating around the axis of the cutting device 30 are relatively moved along the scheduled dividing lines S1 and S2, as shown in FIG. As shown, the wafer W is cut by the cutting blade 32-3 from the surface Wa side of the wafer W along the division lines S1 and S2. Then, a division groove DS having a depth from the bottom of the groove S to the back surface Wb of the device region W1 is formed by the cutting blade 32-3, and the wafer W is divided into a plurality of devices D as shown in FIG. Then, the process proceeds to the annular reinforcing portion removing step. In the annular reinforcing portion removing step, as shown in FIG. 12, after the annular reinforcing portion WS is removed from the dicing tape T2, the individually divided devices D are removed from the dicing tape T2.

実施形態に係る加工方法によれば、外周余剰領域W2を残して研削して形成したウエーハWの円形凹部WRの底面WRB等に金属膜MFを被覆した後、分割しない程度の深さの溝Sを複数形成する。その後、改めて、溝Sの底部を切削して分割溝DSを形成して、ウエーハWを各デバイスDに分割する。このために、金属膜MFを被覆する際などに生じたウエーハWの内部応力を、複数の溝Sを形成した際にある程度解放することができる。よって、デバイスD毎に分割する際に、デバイスDの側面に発生しやすい側面クラックを抑制することができる。したがって、実施形態に係る加工方法によれば、クラックと呼ばれるカケの発生を抑制することができる。   According to the processing method according to the embodiment, after the metal film MF is coated on the bottom surface WRB of the circular recess WR of the wafer W formed by grinding leaving the outer peripheral surplus region W2, the groove S has a depth that does not allow division. A plurality of are formed. Thereafter, the bottom of the groove S is cut again to form the divided groove DS, and the wafer W is divided into the devices D. For this reason, the internal stress of the wafer W generated when the metal film MF is coated can be released to some extent when the plurality of grooves S are formed. Therefore, side cracks that are likely to occur on the side surfaces of the device D when dividing each device D can be suppressed. Therefore, according to the processing method which concerns on embodiment, generation | occurrence | production of the crack called a crack can be suppressed.

〔変形例〕
実施形態の変形例に係る加工方法を、図13から図16に基づいて説明する。図13は、実施形態の変形例に係るウエーハの加工方法の環状補強部除去ステップを示す斜視図、図14は、実施形態の変形例に係るウエーハの加工方法の溝形成ステップの概要を示す断面図、図15は、実施形態の変形例に係るウエーハの加工方法の分割ステップの概要を示す断面図、図16は、実施形態に係るウエーハの加工方法の分割ステップ後のウエーハの斜視図である。
[Modification]
A processing method according to a modification of the embodiment will be described with reference to FIGS. FIG. 13 is a perspective view showing the annular reinforcing portion removing step of the wafer processing method according to the modification of the embodiment, and FIG. 14 is a cross-sectional view showing an outline of the groove forming step of the wafer processing method according to the modification of the embodiment. FIG. 15 is a cross-sectional view showing an outline of a dividing step of a wafer processing method according to a modification of the embodiment, and FIG. 16 is a perspective view of the wafer after the dividing step of the wafer processing method according to the embodiment. .

実施形態の変形例に係る加工方法では、環状補強部分離ステップの後に、環状補強部除去ステップに進む。環状補強部除去ステップでは、図13に示すように、ダイシングテープT2から環状補強部WSを除去して、溝形成ステップに進む。   In the processing method according to the modification of the embodiment, the process proceeds to the annular reinforcing portion removing step after the annular reinforcing portion separating step. In the annular reinforcing portion removing step, as shown in FIG. 13, the annular reinforcing portion WS is removed from the dicing tape T2, and the process proceeds to the groove forming step.

溝形成ステップでは、前述した実施形態と同様に、チャックテーブル31と切削ブレード32−2とを分割予定ラインS1,S2に沿って相対的に移動させながら、図14に示すように、デバイス領域W1の裏面Wbに至らない深さの複数の溝Sを切削ブレード32−2で形成して、金属膜被覆ステップで生じたウエーハWの内部応力(応力に相当)を分散(解放)させる。なお、変形例では、全ての分割予定ラインS1,S2に溝Sを形成する。そして、分割ステップに進む。   In the groove forming step, as in the above-described embodiment, the device region W1 is moved as shown in FIG. 14 while relatively moving the chuck table 31 and the cutting blade 32-2 along the scheduled division lines S1 and S2. A plurality of grooves S having a depth that does not reach the back surface Wb is formed by the cutting blade 32-2, and the internal stress (corresponding to the stress) of the wafer W generated in the metal film coating step is dispersed (released). In the modification, the grooves S are formed in all the planned division lines S1 and S2. Then, the process proceeds to the division step.

分割ステップでは、前述した実施形態と同様に、チャックテーブル31と切削ブレード32−3とを分割予定ラインS1,S2に沿って相対的に移動させながら、図15に示すように、溝Sの底部からデバイス領域W1の裏面に至る深さの分割溝DSを切削ブレード32−3で形成して、図16に示すように、ウエーハWを複数のデバイスDに分割する。そして、個々に分割されたデバイスDをダイシングテープT2から取り外す。   In the dividing step, as shown in FIG. 15, the bottom of the groove S is moved while the chuck table 31 and the cutting blade 32-3 are relatively moved along the scheduled dividing lines S1 and S2, as in the above-described embodiment. A dividing groove DS having a depth extending from the device region W1 to the back surface of the device region W1 is formed by the cutting blade 32-3, and the wafer W is divided into a plurality of devices D as shown in FIG. Then, the individually divided device D is removed from the dicing tape T2.

変形例に係る加工方法によれば、前述した実施形態と同様に、金属膜MFを被覆する際などに生じたウエーハWの内部応力を、複数の溝Sを形成した際にある程度解放することができる。よって、変形例に係る加工方法によれば、デバイスD毎に分割する際に、デバイスDの側面に発生しやすい側面クラックを抑制することができる。   According to the processing method according to the modified example, the internal stress of the wafer W generated when the metal film MF is coated can be released to some extent when the plurality of grooves S are formed, as in the above-described embodiment. it can. Therefore, according to the processing method which concerns on a modification, when dividing for every device D, the side crack which is easy to generate | occur | produce on the side surface of the device D can be suppressed.

前述した実施形態及び変形例では、全ての分割予定ラインS1,S2に溝Sを形成したが、本発明では、例えば、分割予定ラインS1の全てに溝Sを形成したり、分割予定ラインS2の全てに溝Sを形成してもよい。要するに、本発明では、溝形成ステップでは、全ての分割予定ラインS1,S2のうち複数に溝Sを形成すれば良い。   In the embodiment and the modification described above, the grooves S are formed in all the planned division lines S1 and S2. However, in the present invention, for example, the grooves S are formed in all the planned division lines S1 or the division lines S2 are formed. The grooves S may be formed in all of them. In short, in the present invention, in the groove forming step, the grooves S may be formed in a plurality of all the planned division lines S1, S2.

また、前述した実施形態及び変形例では、溝形成ステップの前に環状補強部分離ステップを実施している。しかしながら、本発明では、分割ステップの後、即ち溝形成ステップの後に環状補強部分離ステップを実施してよい。要するに、本発明では、溝形成ステップの前又は後に、環状補強部分離ステップが実施されればよい。さらに、本発明では、環状補強部除去ステップを適宜のタイミングで実施すればよい。   In the embodiment and the modification described above, the annular reinforcing portion separating step is performed before the groove forming step. However, in the present invention, the annular reinforcement separating step may be performed after the dividing step, that is, after the groove forming step. In short, in the present invention, the annular reinforcing portion separating step may be performed before or after the groove forming step. Furthermore, in this invention, what is necessary is just to implement an annular reinforcement part removal step at an appropriate timing.

さらに、本発明では、環状補強部分離ステップ、溝形成ステップ及び分割ステップで用いる切削装置30又は切削ブレード32−1,32−2,32−3は同一であってもよく、異なっていてもよい。例えば、切削ブレード32−1は、切削ラインが円形であるために破損を防ぐためある程度の剛性を必要とするので一定以上の厚さを有する切削ブレードが好適であり、切削ブレード32−2と32−3は、通常100um以下の幅の分割予定ラインS1、S2に収まる程度の薄さの切削ブレードが想定される。   Furthermore, in the present invention, the cutting device 30 or the cutting blades 32-1, 32-2, and 32-3 used in the annular reinforcing portion separating step, the groove forming step, and the dividing step may be the same or different. . For example, the cutting blade 32-1 has a certain thickness to prevent breakage because the cutting line is circular, so a cutting blade having a certain thickness or more is suitable. The cutting blades 32-2 and 32- -3 is assumed to be a cutting blade that is thin enough to fit in the planned division lines S1 and S2 having a width of 100 μm or less.

なお、本発明は上記実施形態に限定されるものではない。即ち、本発明の骨子を逸脱しない範囲で種々変形して実施することができる。   The present invention is not limited to the above embodiment. That is, various modifications can be made without departing from the scope of the present invention.

D デバイス
S1,S2 分割予定ライン
W ウエーハ
Wa 表面
Wb 裏面
W1 デバイス領域
W2 外周余剰領域
WR 円形凹部
WS 環状補強部
MF 金属膜
S 溝
DS 分割溝
D device S1, S2 Scheduled division line W Wafer Wa Front surface Wb Back surface W1 Device region W2 Peripheral surplus region WR Circular concave portion WS Annular reinforcing portion MF Metal film S Groove DS Divided groove

Claims (2)

複数のデバイスが複数の分割予定ラインによって区画されたデバイス領域と、該デバイス領域を囲繞する外周余剰領域とが表面に形成されたウエーハを個々のデバイスに分割するウエーハの加工方法であって、
該デバイス領域に対応する該ウエーハの裏面を研削して円形凹部を形成するとともに、該円形凹部の外周に環状補強部を形成する研削ステップと、
該研削ステップの後に、該ウエーハの裏面に金属膜を被覆する金属膜被覆ステップと、
該金属膜被覆ステップの後に、該ウエーハの表面側から該分割予定ラインに沿って切削ブレードで該ウエーハを切削し、該デバイス領域の裏面に至らない深さの複数の溝を形成して応力を分散させる溝形成ステップと、
該溝形成ステップの後に、該溝の底部から該デバイス領域の裏面に至る深さの分割溝を該切削ブレードで形成し、該ウエーハを複数のデバイスに分割する分割ステップと、を備える事を特徴とするウエーハの加工方法。
A wafer processing method for dividing a wafer in which a plurality of devices are partitioned by a plurality of scheduled division lines and a wafer formed on the surface with a peripheral excess region surrounding the device area into individual devices,
Grinding the back surface of the wafer corresponding to the device region to form a circular recess, and forming an annular reinforcing portion on the outer periphery of the circular recess;
After the grinding step, a metal film coating step for coating a metal film on the back surface of the wafer;
After the metal film coating step, the wafer is cut with a cutting blade from the front surface side of the wafer along the scheduled dividing line to form a plurality of grooves having a depth that does not reach the back surface of the device region. A groove forming step to be dispersed;
After the groove forming step, there is provided a dividing step of forming a dividing groove having a depth from the bottom of the groove to the back surface of the device region with the cutting blade, and dividing the wafer into a plurality of devices. Wafer processing method.
前記溝形成ステップの前又は後に、前記環状補強部の内周に沿って前記ウエーハを切断し、該環状補強部と前記デバイス領域とを分離する環状補強部分離ステップが実施されることを特徴とする請求項1記載のウエーハの加工方法。   Before or after the groove forming step, an annular reinforcing portion separating step is performed in which the wafer is cut along the inner periphery of the annular reinforcing portion to separate the annular reinforcing portion and the device region. The wafer processing method according to claim 1.
JP2013085222A 2013-04-15 2013-04-15 Wafer processing method Active JP6121225B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2013085222A JP6121225B2 (en) 2013-04-15 2013-04-15 Wafer processing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2013085222A JP6121225B2 (en) 2013-04-15 2013-04-15 Wafer processing method

Publications (2)

Publication Number Publication Date
JP2014207386A true JP2014207386A (en) 2014-10-30
JP6121225B2 JP6121225B2 (en) 2017-04-26

Family

ID=52120713

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2013085222A Active JP6121225B2 (en) 2013-04-15 2013-04-15 Wafer processing method

Country Status (1)

Country Link
JP (1) JP6121225B2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2016157903A (en) * 2015-02-26 2016-09-01 株式会社ディスコ Dividing method for wafer, and chuck table
WO2016170579A1 (en) * 2015-04-20 2016-10-27 三菱電機株式会社 Semiconductor device manufacturing method
JP2017174865A (en) * 2016-03-18 2017-09-28 トヨタ自動車株式会社 Semiconductor device manufacturing method
JP2017228732A (en) * 2016-06-24 2017-12-28 株式会社ディスコ Wafer processing method
KR20180082334A (en) * 2017-01-10 2018-07-18 르네사스 일렉트로닉스 가부시키가이샤 Semiconductor device manufacturing method and semiconductor wafer
WO2022244794A1 (en) * 2021-05-21 2022-11-24 ローム株式会社 Method for processing semiconductor wafer
JP7431052B2 (en) 2020-02-13 2024-02-14 株式会社ディスコ Wafer processing method
JP7511976B2 (en) 2020-06-10 2024-07-08 株式会社ディスコ Wafer Processing Method

Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05335292A (en) * 1992-05-28 1993-12-17 Nec Corp Fabrication of semiconductor device
JPH0917702A (en) * 1995-06-29 1997-01-17 Hitachi Cable Ltd Si substrate and its manufacturing method
JPH09326373A (en) * 1996-06-06 1997-12-16 Deisuko Eng Service:Kk Dicing method and triple spindle dicer
JP2001127010A (en) * 1999-10-25 2001-05-11 Hitachi Ltd Semiconductor device and manufacturing method thereof
JP2002261050A (en) * 2001-02-28 2002-09-13 Sanyo Electric Co Ltd Method of manufacturing semiconductor device
JP2003257895A (en) * 2002-02-28 2003-09-12 Mitsubishi Electric Corp Wafer mounting semiconductor chip and its producing method
JP2006049419A (en) * 2004-08-02 2006-02-16 Nec Tokin Corp Dicing method
JP2011222843A (en) * 2010-04-13 2011-11-04 Renesas Electronics Corp Method of manufacturing semiconductor device
JP2012227251A (en) * 2011-04-18 2012-11-15 Disco Abrasive Syst Ltd Method of processing wafer

Patent Citations (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05335292A (en) * 1992-05-28 1993-12-17 Nec Corp Fabrication of semiconductor device
JPH0917702A (en) * 1995-06-29 1997-01-17 Hitachi Cable Ltd Si substrate and its manufacturing method
JPH09326373A (en) * 1996-06-06 1997-12-16 Deisuko Eng Service:Kk Dicing method and triple spindle dicer
JP2001127010A (en) * 1999-10-25 2001-05-11 Hitachi Ltd Semiconductor device and manufacturing method thereof
JP2002261050A (en) * 2001-02-28 2002-09-13 Sanyo Electric Co Ltd Method of manufacturing semiconductor device
JP2003257895A (en) * 2002-02-28 2003-09-12 Mitsubishi Electric Corp Wafer mounting semiconductor chip and its producing method
JP2006049419A (en) * 2004-08-02 2006-02-16 Nec Tokin Corp Dicing method
JP2011222843A (en) * 2010-04-13 2011-11-04 Renesas Electronics Corp Method of manufacturing semiconductor device
JP2012227251A (en) * 2011-04-18 2012-11-15 Disco Abrasive Syst Ltd Method of processing wafer

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2016157903A (en) * 2015-02-26 2016-09-01 株式会社ディスコ Dividing method for wafer, and chuck table
WO2016170579A1 (en) * 2015-04-20 2016-10-27 三菱電機株式会社 Semiconductor device manufacturing method
JPWO2016170579A1 (en) * 2015-04-20 2017-11-02 三菱電機株式会社 Manufacturing method of semiconductor device
JP2017174865A (en) * 2016-03-18 2017-09-28 トヨタ自動車株式会社 Semiconductor device manufacturing method
JP2017228732A (en) * 2016-06-24 2017-12-28 株式会社ディスコ Wafer processing method
KR20180082334A (en) * 2017-01-10 2018-07-18 르네사스 일렉트로닉스 가부시키가이샤 Semiconductor device manufacturing method and semiconductor wafer
KR102481682B1 (en) 2017-01-10 2022-12-28 르네사스 일렉트로닉스 가부시키가이샤 Semiconductor device manufacturing method and semiconductor wafer
JP7431052B2 (en) 2020-02-13 2024-02-14 株式会社ディスコ Wafer processing method
JP7511976B2 (en) 2020-06-10 2024-07-08 株式会社ディスコ Wafer Processing Method
WO2022244794A1 (en) * 2021-05-21 2022-11-24 ローム株式会社 Method for processing semiconductor wafer

Also Published As

Publication number Publication date
JP6121225B2 (en) 2017-04-26

Similar Documents

Publication Publication Date Title
JP6121225B2 (en) Wafer processing method
JP5356890B2 (en) Wafer processing method
TWI689979B (en) Method of processing a substrate
TWI610357B (en) Wafer processing method
JP4791772B2 (en) Wafer processing method
JP2013008915A (en) Substrate processing method and substrate processing apparatus
US8486806B2 (en) Method for machining wafers by cutting partway through a peripheral surplus region to form break starting points
TWI640036B (en) Processing method of wafer
JP2007019379A (en) Method for processing wafer
JP6713212B2 (en) Method for manufacturing semiconductor device chip
TW201601209A (en) Wafer processing method
JP2017055089A (en) Semiconductor device manufacturing method
JP2007096115A (en) Manufacturing method of semiconductor device
TWI759491B (en) Wafer Processing Method
JP2005050997A (en) Semiconductor element isolation method
TW201822267A (en) Wafer processing method capable of easily transferring a wafer from a protective tape for grinding to another adhesive tape
JP2014017287A (en) Wafer processing method
JP5936312B2 (en) Processing method of semiconductor wafer
JP2015041687A (en) Wafer processing method
JP6314047B2 (en) Wafer processing method
JP6598702B2 (en) Wafer processing method
JP2019009198A (en) Wafer processing method
US9627241B2 (en) Resin sheet attaching method
TW201607713A (en) Brittle material substrate breaking method, substrate holding member for breaking brittle material substrate, and frame for stretching adhesive film when breaking brittle material substrate
JP2004022899A (en) Process for machining thin silicon wafer

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20160217

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20161108

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20161208

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20170314

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20170329

R150 Certificate of patent or registration of utility model

Ref document number: 6121225

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250