JP2014107325A - Circuit board packaging electronic components with terminal row or terminal array thereon - Google Patents

Circuit board packaging electronic components with terminal row or terminal array thereon Download PDF

Info

Publication number
JP2014107325A
JP2014107325A JP2012257291A JP2012257291A JP2014107325A JP 2014107325 A JP2014107325 A JP 2014107325A JP 2012257291 A JP2012257291 A JP 2012257291A JP 2012257291 A JP2012257291 A JP 2012257291A JP 2014107325 A JP2014107325 A JP 2014107325A
Authority
JP
Japan
Prior art keywords
hole
terminal
circuit board
pad
area
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2012257291A
Other languages
Japanese (ja)
Other versions
JP5632901B2 (en
Inventor
Junji Kurauchi
淳史 倉内
Hirotomo Ujiie
弘智 氏家
Minoru Torii
稔 鳥居
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Honda Motor Co Ltd
Original Assignee
Honda Motor Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honda Motor Co Ltd filed Critical Honda Motor Co Ltd
Priority to JP2012257291A priority Critical patent/JP5632901B2/en
Publication of JP2014107325A publication Critical patent/JP2014107325A/en
Application granted granted Critical
Publication of JP5632901B2 publication Critical patent/JP5632901B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Electric Connection Of Electric Components To Printed Circuits (AREA)
  • Structure Of Printed Boards (AREA)

Abstract

PROBLEM TO BE SOLVED: To prevent a shear crack or fracture in a solder junction between an electronic component terminal and a pad on a circuit board, in the circuit board packaging electronic components with a terminal array thereon.SOLUTION: On a packaging surface to package electronic components thereon, a plurality of pads (106, 116a-106d) are provided to which terminals of the electronic components are joined. With respect to at least one occupant region (108a-108d) of occupant regions (108) on the packaging surface to be occupied by the terminals, respectively, at least one through hole (110a-110d) is provided. The through hole is provided at such a position that a part of the outer circumference thereof is settled within a predetermined distance range from an outer circumferential position of the at least one occupant region, at such a position that a part of the outer circumference is in contact with the outer circumference of the occupant region or at such a position that a part of the through hole is overlapped with the at least one occupant region, thereby reducing shear stress generated from the terminal occupying the at least one occupant region to a junction.

Description

本発明は、複数の端子で構成された端子列又は端子配列を有する電子部品が実装される回路基板に関し、特に、回路基板と電子部品パッケージとの線膨張係数の差に起因して電子部品端子と回路基板上の回路パターンとの接合部に発生するせん断応力を低減して、当該接合部に亀裂や分離が生ずるのを回避することのできる回路基板に関する。   The present invention relates to a circuit board on which an electronic component having a terminal array or terminal arrangement composed of a plurality of terminals is mounted, and in particular, due to a difference in linear expansion coefficient between the circuit board and the electronic component package. The present invention relates to a circuit board that can reduce the shear stress generated at the joint between the circuit pattern and the circuit pattern on the circuit board and prevent the joint from being cracked or separated.

半導体集積回路の高機能化に伴い、CPU(Central Processing Unit)のように多くの電極端子を必要とする電子部品では、BGA(Ball Grid Array)等の格子状の端子配列を有するパッケージが用いられている。   With the advancement of functions of semiconductor integrated circuits, electronic components that require a large number of electrode terminals, such as a CPU (Central Processing Unit), use a package having a grid-like terminal array such as a BGA (Ball Grid Array). ing.

また、このような高機能集積回路を用いた電子部品においては、動作時の発熱量が大きいことからパッケージの放熱特性を高める必要があり、上記パッケージ素材として熱伝導率の高いセラミックが用いられることが多い。   Also, in electronic parts using such high-function integrated circuits, it is necessary to improve the heat dissipation characteristics of the package due to the large amount of heat generated during operation, and ceramic with high thermal conductivity is used as the package material. There are many.

これに対し、上記電子部品が実装される回路基板の素材は、絶縁性や難燃性の観点から、通常はガラスエポキシが用いられることが多く、上記電子部品パッケージを構成するセラミックとは異なる線膨張係数を有するものとなっている。   On the other hand, the circuit board material on which the electronic component is mounted is usually made of glass epoxy from the viewpoint of insulation and flame retardancy, and is different from the ceramic constituting the electronic component package. It has an expansion coefficient.

このため、環境温度の変化や電子部品の動作等に伴う電子部品パッケージ等の温度変化に伴って、電子部品の端子と回路基板上のパッドとの間のハンダ接合部には、回路基板の面方向に沿うせん断応力が発生することとなり、当該応力により当該接合部に亀裂や破断が生じる場合がある。   For this reason, as the temperature of the electronic component package or the like changes due to changes in the environmental temperature or the operation of the electronic component, the solder joint between the terminal of the electronic component and the pad on the circuit board has a surface of the circuit board. Shear stress is generated along the direction, and the joint may be cracked or broken by the stress.

特に車両用装置では、車両環境の温度変化範囲が広いことから、当該装置の動作に伴う装置内温度の上昇と相俟って、回路基板及び電子部品には極めて広い範囲の温度変化が発生することとなり、上記せん断応力に起因する接合部の亀裂や破断の発生確率は一層高くなる。   In particular, in a vehicle device, since the temperature change range of the vehicle environment is wide, a temperature change in a very wide range occurs in the circuit board and the electronic component in combination with the increase in the internal temperature accompanying the operation of the device. This means that the probability of occurrence of cracks and fractures in the joint due to the shear stress is further increased.

従来、接合部の分離を回避する方法としては、専ら、回路基板の基板面に対し垂直な方向に加えられる力により発生する当該回路基板の撓みに起因した、接合部への引張応力が引き起こす当該接合部の分離についての防止策が開示されている。このような引張応力による接合部分離の防止策として、例えば、回路基板上の電子部品実装領域の角部外側にL字形状の貫通孔を設ける構成や(特許文献1及び特許文献2参照)、上記実装領域の略中央部に貫通孔を設けると共に、当該実装領域の内側の、電子部品の端子が設けられていない領域に、小さな貫通孔を矩形状に配列して設ける構成(特許文献3)が知られている。   Conventionally, as a method for avoiding separation of the joint portion, the tensile stress on the joint portion caused by the bending of the circuit board caused by the force applied in the direction perpendicular to the board surface of the circuit board is mainly used. Preventive measures for separation of the joint are disclosed. As a measure for preventing such joint separation due to tensile stress, for example, a configuration in which an L-shaped through hole is provided outside the corner of the electronic component mounting region on the circuit board (see Patent Document 1 and Patent Document 2), A configuration in which a through hole is provided in a substantially central portion of the mounting area, and small through holes are arranged in a rectangular shape in an area inside the mounting area where terminals of electronic components are not provided (Patent Document 3) It has been known.

しかしながら、これらの特許文献に記載された回路基板は、当該回路基板の撓みの影響が接合部に及ばないようにするための特定の位置に貫通孔を設けたものであり、接合部に加わるせん断応力を低減するための手段を与えるものではない。したがって、上記従来の技術を用いても、接合部に発生するせん断応力を効果的に低減することはできない。   However, the circuit boards described in these patent documents are provided with a through hole at a specific position so that the influence of the bending of the circuit board does not reach the joint, and the shear applied to the joint is It does not provide a means for reducing stress. Therefore, even if the above conventional technique is used, the shear stress generated at the joint cannot be effectively reduced.

特開2007−165469号公報JP 2007-165469 A 特開平11−103137号公報JP-A-11-103137 特開2001−148548号公報JP 2001-148548 A

上記の背景から、端子配列を有する電子部品が実装される回路基板においては、電子部品パッケージと回路基板との線膨張係数差に起因する、電子部品端子と回路基板上のパッドとのハンダ接合部におけるせん断亀裂や破断を、効果的に防止することが課題となっている。   From the above background, in a circuit board on which an electronic component having a terminal arrangement is mounted, a solder joint between an electronic component terminal and a pad on the circuit board due to a difference in linear expansion coefficient between the electronic component package and the circuit board It is a problem to effectively prevent shear cracks and breaks in

本発明は、複数の端子で構成された端子列又は端子配列を備えた電子部品が実装される回路基板であって、前記電子部品が実装される実装面上に、前記各端子がそれぞれ接合される複数のパッドを備え、前記各端子が占有する前記実装面上の占有領域の少なくとも一つに対し少なくとも一つの貫通孔が設けられている。そして、この貫通孔は、当該貫通孔の外周の一部が前記少なくとも一つの占有領域の外周位置から所定の距離範囲内となる位置、又は当該貫通孔の外周の一部が当該占有領域の外周と接する位置、若しくは当該貫通孔の一部が前記少なくとも一つの占有領域と重なる位置、に形成され、前記端子と前記パッドとが接合された状態において、前記少なくとも一つの占有領域を占める前記端子から生ずる前記パッドとの接合部への実装面方向のせん断応力を低減する。
本発明の一の態様によると、前記端子に接合される前記パッドのうち前記貫通孔によりその一部の面積が失われる一のパッドは、当該貫通孔が設けられている状態において他のパッドに用いられるハンダの量と実質的に同一の量のハンダを用いて前記端子との接合を行ったときに、当該一のパッドの外周から外側へハンダがはみ出ない範囲の面積を持つように形成される。
本発明の他の態様によると、前記端子配列は、矩形領域に格子状に配列された格子状端子配列であって、前記パッドは、前記各端子が接合されるように前記実装面上に格子状に配置されており、前記少なくとも一つの占有領域は、前記矩形領域の角部に配された端子の占有領域である。
本発明の他の態様によると、前記少なくとも一つの貫通孔は、前記少なくとも一つの占有領域と、前記矩形領域の外周部に沿って当該占有領域に隣接する二つの前記占有領域と、を含む三つの前記占有領域に対して設けられている。そして、この貫通孔は、当該貫通孔の外周の一部が前記三つの占有領域の外周位置から所定の距離範囲内となる位置、又は当該貫通孔の外周の一部が前記三つの占有領域のそれぞれの外周と接する位置、若しくは前記貫通孔の一部が前記三つの占有領域のそれぞれと重なる位置、に形成され、前記端子と前記パッドとが接合された状態において、前記三つの占有領域を占める前記各端子から生ずる前記パッドとの各接合部への実装面方向のせん断応力を低減する。
The present invention is a circuit board on which an electronic component having a terminal array or a terminal array composed of a plurality of terminals is mounted, and each of the terminals is joined to a mounting surface on which the electronic component is mounted. And at least one through hole is provided for at least one of the occupied areas on the mounting surface occupied by the terminals. The through hole is a position where a part of the outer periphery of the through hole is within a predetermined distance range from the outer peripheral position of the at least one occupied region, or a part of the outer periphery of the through hole is the outer periphery of the occupied region. From the terminal occupying the at least one occupied area in a state where the terminal and the pad are joined to each other, or in a state where a part of the through hole overlaps the at least one occupied area. The resulting shear stress in the mounting surface direction at the joint with the pad is reduced.
According to one aspect of the present invention, one of the pads bonded to the terminal, the part of which is lost due to the through hole, is replaced with another pad in a state where the through hole is provided. When bonding to the terminal is performed using the same amount of solder as the amount of solder used, the solder is formed so as to have an area that does not protrude from the outer periphery of the one pad to the outside. The
According to another aspect of the present invention, the terminal arrangement is a lattice-like terminal arrangement arranged in a rectangular pattern in a rectangular region, and the pads are arranged on the mounting surface so that the terminals are bonded to each other. The at least one occupied area is an occupied area of terminals arranged at corners of the rectangular area.
According to another aspect of the present invention, the at least one through hole includes the at least one occupied area and two occupied areas adjacent to the occupied area along an outer periphery of the rectangular area. The two occupied areas are provided. And this through hole is a position where a part of the outer periphery of the through hole is within a predetermined distance range from the outer peripheral position of the three occupied areas, or a part of the outer periphery of the through hole is the three occupied areas. Each of the through holes is formed at a position in contact with each outer periphery or a position where a part of the through hole overlaps each of the three occupied areas, and occupies the three occupied areas in a state where the terminal and the pad are joined. The shear stress in the mounting surface direction to each joint portion with the pad generated from each terminal is reduced.

本発明によれば、端子配列を有する電子部品が実装される回路基板において、電子部品パッケージと回路基板との線膨張係数差に起因する、電子部品端子と回路基板上のパッドとのハンダ接合部におけるせん断亀裂や破断を、効果的に防止することができる。   According to the present invention, in a circuit board on which an electronic component having a terminal arrangement is mounted, a solder joint between an electronic component terminal and a pad on the circuit board caused by a difference in linear expansion coefficient between the electronic component package and the circuit board It is possible to effectively prevent shear cracks and breaks in.

本発明の実施形態に係る回路基板の構成を示す図である。It is a figure which shows the structure of the circuit board which concerns on embodiment of this invention. 図1に示す回路基板の拡大図である。It is an enlarged view of the circuit board shown in FIG. 図1に示す回路基板に設けられる貫通孔の他の例を示す図である。It is a figure which shows the other example of the through-hole provided in the circuit board shown in FIG. 図1に示す回路基板に設けられる貫通孔の更に他の例を示す図である。It is a figure which shows the further another example of the through-hole provided in the circuit board shown in FIG. 図1に示す回路基板に設けられる貫通孔の更に他の例を示す図である。It is a figure which shows the further another example of the through-hole provided in the circuit board shown in FIG. 図1に示す回路基板の変形例を示す、貫通孔付近の部分拡大図である。It is the elements on larger scale near the through-hole which shows the modification of the circuit board shown in FIG.

以下、図面を参照して、本発明の実施の形態を説明する。
図1は、本発明の第1の実施形態に係る回路基板の構成を示す図であり、図2は、図1に示す回路基板の拡大図である。
Embodiments of the present invention will be described below with reference to the drawings.
FIG. 1 is a diagram showing a configuration of a circuit board according to the first embodiment of the present invention, and FIG. 2 is an enlarged view of the circuit board shown in FIG.

本回路基板100は、例えば車両に搭載され当該車両のエンジン制御を行う電子制御ユニット(ECU、Electronic Control Unit)を構成する回路基板である。この回路基板100は、格子状の端子配列を有する電子部品が実装される。図1に示すパッケージ実装領域102(図示点線の矩形)は、当該電子部品のパッケージが実装される領域を表わしている。なお、図1に示したパッケージ実装領域102に対する回路基板100の相対的な大きさは一例であって、回路基板100は、パッケージ実装領域102の大きさに関わらず、任意のサイズとすることができる。   The circuit board 100 is a circuit board that constitutes an electronic control unit (ECU, Electronic Control Unit) that is mounted on a vehicle and controls the engine of the vehicle, for example. The circuit board 100 is mounted with electronic components having a grid-like terminal arrangement. The package mounting area 102 (dotted line rectangle) shown in FIG. 1 represents an area where the electronic component package is mounted. Note that the relative size of the circuit board 100 with respect to the package mounting area 102 illustrated in FIG. 1 is an example, and the circuit board 100 may have an arbitrary size regardless of the size of the package mounting area 102. it can.

回路基板100上には、電子部品の端子と接合されるパッド106、116a、116b、116c、及び116dが、当該電子部品の格子状端子配列に合わせて、回路基板100上の矩形領域104(図示一点鎖線)に格子状に配列されている。すなわち、矩形領域104は、パッド106、116a、116b、116c、及び116dは配置された矩形領域を表わしており、実装される電子部品の格子状端子配列が回路基板100上に占める矩形領域に対応している。   On the circuit board 100, pads 106, 116 a, 116 b, 116 c, and 116 d to be bonded to the terminals of the electronic component are arranged in a rectangular region 104 (illustrated on the circuit board 100) in accordance with the grid-like terminal arrangement of the electronic component. Are arranged in a lattice pattern on a one-dot chain line). In other words, the rectangular area 104 represents the rectangular area where the pads 106, 116 a, 116 b, 116 c, and 116 d are arranged, and corresponds to the rectangular area occupied by the grid-like terminal arrangement of the mounted electronic component on the circuit board 100. doing.

パッド116a、116b、116c、及び116dは、それぞれ、矩形領域104の図示右上角部、右下角部、左下角部、及び左上角部に配されたパッドであり、パッド106はこれら以外の各パッドを表わすものとする。パッド106は円形であるのに対し、パッド116a〜116dは、パッド106と同様に円形として形成された後に貫通孔110a〜d(後述)が形成されることにより、パッド106とは異なる形状となっている。   Pads 116a, 116b, 116c, and 116d are pads arranged at the upper right corner, the lower right corner, the lower left corner, and the upper left corner of the rectangular region 104, respectively. The pad 106 is a pad other than these pads. . The pad 106 has a circular shape, whereas the pads 116a to 116d have a shape different from the pad 106 by forming through holes 110a to 110d (described later) after being formed in a circular shape like the pad 106. ing.

なお、図2は、図1に示す回路基板100のパッケージ実装領域102の部分を拡大した部分拡大図であり、図2においては、矩形領域104の4つの角部の近傍のみを示し、他を省略している。   2 is a partial enlarged view in which the portion of the package mounting area 102 of the circuit board 100 shown in FIG. 1 is enlarged. In FIG. 2, only the vicinity of the four corners of the rectangular area 104 is shown. Omitted.

図1では、矩形領域104内にパッドや端子が格子状に隙間なく配置されているものとしているが、矩形領域104は、その内部に端子やパッドのない領域を含んでいてもよい。例えば、矩形領域104の中心部の矩形範囲に亘って端子及び又はパッドのない領域を含んでいてもよい。また、矩形領域104の外側に同一の電子部品パッケージの他の格子状端子配列及び又は回路基板100上のパッドの配列が存在していてもよい。   In FIG. 1, pads and terminals are arranged in a grid pattern without gaps in the rectangular area 104, but the rectangular area 104 may include an area without terminals and pads therein. For example, an area without terminals and / or pads may be included over the rectangular area at the center of the rectangular area 104. Further, another grid-like terminal arrangement of the same electronic component package and / or an arrangement of pads on the circuit board 100 may exist outside the rectangular region 104.

本実施形態では、回路基板100に実装される電子部品のパッケージはBGAであり、BGAの各端子は、パッド状電極と、当該パッド状電極上に形成されたボール状のハンダと、で構成されている。BGAパッケージを回路基板100上に実装する際は、BGAパッケージを加熱することにより各端子のボール状ハンダを溶かし、当該ボール状ハンダを回路基板100上のパッド106、116a〜116dと溶融させて冷却することにより、各端子と各パッド106、116a〜116dとを接合して電気的に接続すると共に、BGAパッケージを回路基板100上に固定する。   In the present embodiment, the package of electronic components mounted on the circuit board 100 is a BGA, and each terminal of the BGA is configured by a pad-shaped electrode and ball-shaped solder formed on the pad-shaped electrode. ing. When the BGA package is mounted on the circuit board 100, the ball solder of each terminal is melted by heating the BGA package, and the ball solder is melted with the pads 106 and 116a to 116d on the circuit board 100 to be cooled. Thus, the terminals and the pads 106 and 116a to 116d are joined and electrically connected, and the BGA package is fixed on the circuit board 100.

図1においてパッド106上及び116a〜116d上に点線の円で示された電極占有領域108は、BGAパッケージが回路基板100上に実装されたときに当該BGAパッケージの各端子(本実施形態では、上記パッド状電極)が占有することとなる回路基板100上の領域である。図1では、便宜上、一つの端子の電極占有領域に対して符号108を付しているが、以下の説明においては、「電極占有領域108」を、BGAパッケージの各パッド状電極の占有領域の総称として用い、個別の電極占有領域を区別して示すときは、電極占有領域108a、108bのように、アルファベットを付して示すものとする。   In FIG. 1, the electrode occupation region 108 indicated by a dotted circle on the pad 106 and 116 a to 116 d is each terminal of the BGA package (in this embodiment, when the BGA package is mounted on the circuit board 100). This is an area on the circuit board 100 that the pad electrode) occupies. In FIG. 1, for convenience, reference numeral 108 is attached to the electrode occupation region of one terminal. However, in the following description, “electrode occupation region 108” is defined as the occupation region of each pad-like electrode of the BGA package. When used as a general term and distinguishing and indicating individual electrode occupation regions, the alphabets are attached as shown in the electrode occupation regions 108a and 108b.

回路基板100上には、パッド116a〜116dが形成された矩形領域104の4つの角部に、貫通孔110a、110b、110c、及び110dが設けられている。これらの貫通孔110a〜110dは、それぞれ、その外周の一部が、矩形領域104の4つの角部に位置する電極占有領域108a〜108dの外周と接するように形成されている(図2参照)。ここで、「接するように形成されている」とは、実質的に「接する」位置を中心に製造誤差や測定誤差を加味して定まる位置範囲内で「形成されている」ことを意味する。   On the circuit board 100, through holes 110a, 110b, 110c, and 110d are provided at four corners of the rectangular region 104 where the pads 116a to 116d are formed. Each of these through holes 110a to 110d is formed such that a part of the outer periphery thereof is in contact with the outer periphery of the electrode occupation regions 108a to 108d located at the four corners of the rectangular region 104 (see FIG. 2). . Here, “formed so as to touch” means “formed” within a position range that is determined by taking manufacturing error and measurement error around a substantially “contacting” position.

一般に、電子部品パッケージと回路基板との線膨張係数の差に起因して当該電子部品の端子と回路基板上のパッドとの接合部に発生するせん断応力は、各端子の外周部から与えられ、各端子の電極占有領域の外周部において極大となる。また、上記せん断応力は、実装される電子部品が格子状端子配列を有する場合には、当該端子配列が形成する矩形領域の4つの角部に位置する端子の電極占有領域の外周部において最大となる。   Generally, the shear stress generated at the joint between the terminal of the electronic component and the pad on the circuit board due to the difference in coefficient of linear expansion between the electronic component package and the circuit board is given from the outer peripheral part of each terminal, It becomes maximum at the outer peripheral portion of the electrode occupation region of each terminal. Further, when the mounted electronic component has a grid-like terminal arrangement, the shear stress is maximum at the outer peripheral portion of the electrode occupation area of the terminal located at the four corners of the rectangular area formed by the terminal arrangement. Become.

上記の構成を有する回路基板100は、端子配列が占める矩形領域104の4つの角部に位置する端子(すなわち、最大のせん断応力を与える端子)の電極占有領域108a〜108dの外周と接するように、それぞれ矩形状の貫通孔110a〜110dが設けられている。このため、回路基板100は、電子部品が実装され当該電子部品の端子がパッド106及び116a〜116dと接合されると、矩形領域104の4つの角部に位置する端子の外周部から与えられるせん断応力が、当該端子の外周の直近において貫通孔110a〜110dにより効果的に解放され低減される。   The circuit board 100 having the above-described configuration is in contact with the outer periphery of the electrode occupying regions 108a to 108d of the terminals (that is, the terminals giving the maximum shear stress) located at the four corners of the rectangular region 104 occupied by the terminal arrangement. , Rectangular through holes 110a to 110d are respectively provided. Therefore, in the circuit board 100, when an electronic component is mounted and the terminals of the electronic component are joined to the pads 106 and 116a to 116d, the shear applied from the outer peripheral portions of the terminals located at the four corners of the rectangular region 104 is applied. The stress is effectively released and reduced by the through holes 110a to 110d in the immediate vicinity of the outer periphery of the terminal.

したがって、本回路基板100は、電子部品パッケージの線膨張係数と回路基板100の線膨張係数との差に起因して当該電子部品の端子とパッド116a〜116dとの接合部に発生するせん断応力を効果的に低減することができ、その結果、当該せん断応力に起因する上記接合部における亀裂や破断の発生を防止することができる。   Therefore, the circuit board 100 generates shear stress generated at the joint between the terminal of the electronic component and the pads 116a to 116d due to the difference between the linear expansion coefficient of the electronic component package and the linear expansion coefficient of the circuit board 100. As a result, it is possible to prevent cracks and breaks from occurring in the joint due to the shear stress.

なお、熱膨張時に矩形領域104の角部の電極占有領域108a〜108dにおける接合部に発生するせん断応力は、より詳細には、電極占有領域108a〜108dのそれぞれにおいて、電極占有領域108a〜108dのそれぞれの外周と矩形領域104の対角線との各2つの交点のうち、矩形領域104の外側方向にあるそれぞれの交点において最も大きい。このため、本実施形態では、上記外側方向にあるそれぞれの交点において、電極占有領域108a〜108dの外周と接するように、貫通孔110a〜110dが形成されている。   It should be noted that the shear stress generated at the joints in the electrode occupying regions 108a to 108d at the corners of the rectangular region 104 during thermal expansion is more specifically described in the electrode occupying regions 108a to 108d. Of the two intersections between the respective outer peripheries and the diagonal lines of the rectangular area 104, the intersection is the largest at each intersection in the outward direction of the rectangular area 104. Therefore, in the present embodiment, the through holes 110a to 110d are formed so as to be in contact with the outer circumferences of the electrode occupation regions 108a to 108d at the respective intersections in the outer direction.

ただし、熱収縮時において、電極占有領域108a〜108dの外周における上記各2つの交点のうち、矩形領域104の内側方向においてせん断応力が無視し得ない大きさとなるときは、上記内側方向にあるそれぞれの交点において、電極占有領域108a〜108dの外周と接するように、貫通孔110a〜110dを形成すればよい。   However, at the time of heat shrinkage, when the shear stress becomes a size that cannot be ignored in the inner direction of the rectangular region 104 among the two intersections on the outer circumferences of the electrode occupation regions 108a to 108d, the respective points in the inner direction are The through holes 110a to 110d may be formed so as to be in contact with the outer periphery of the electrode occupation regions 108a to 108d at the intersections.

また、矩形領域104の角部に位置する端子に限らず、回路基板上のパッドとの接合部において無視し得ないせん断応力が発生すると考えられる端子がある場合には、そのような一つ又は複数の端子について、上記と同様に、当該端子の電極占有領域に対して貫通孔を設けることにより、当該端子とパッドとの接合部に発生するせん断応力を低減することができる。なお、「無視し得ないせん断応力」が発生するか否かは、貫通孔を設けない回路基板等を用いて、接合部に亀裂が生ずるか否かについての評価等を行うことにより、予め確認することができる。   In addition, in the case where there is a terminal that is not limited to the terminal located at the corner of the rectangular region 104 but is considered to generate a shear stress that cannot be ignored at the joint with the pad on the circuit board, one such or For a plurality of terminals, similarly to the above, by providing a through hole in the electrode occupation region of the terminal, it is possible to reduce the shear stress generated at the joint between the terminal and the pad. Whether or not “shear stress that cannot be ignored” is generated is confirmed in advance by evaluating whether or not a crack occurs in the joint using a circuit board that does not have through holes. can do.

また、回路基板上に実装される電子部品が格子状の端子配列を持つ場合に限らず、単に一列に並んだ端子列を有する場合であっても、当該電子部品のパッケージと回路基板とが異なる線膨張係数を有する場合には、これらの線膨張係数の差に起因して、当該パッケージの端子と回路基板上のパッドとの接合部にはせん断応力が発生する。したがって、一列に並んだ端子列を有する電子部品の場合にも、無視し得ないせん断応力が発生すると考えられる端子について、上記と同様に貫通孔を設けることにより、当該せん断応力を低減して、上記接合部に亀裂や破断が発生するのを防止することができる。   In addition, the electronic component mounted on the circuit board is not limited to having a grid-like terminal arrangement, and the electronic component package and the circuit board are different even if the electronic component has a single-row terminal array. In the case of having a linear expansion coefficient, a shear stress is generated at the joint between the terminal of the package and the pad on the circuit board due to the difference between these linear expansion coefficients. Therefore, even in the case of electronic components having terminal rows arranged in a row, for terminals that are considered to generate a non-negligible shear stress, by providing a through hole in the same manner as described above, the shear stress is reduced, It is possible to prevent cracks and breaks from occurring in the joint portion.

また、本実施形態では、貫通孔110a〜110dを、その外周の一部がそれぞれ電極占有領域108a〜108dと接するように形成したが、貫通孔110a〜110dの位置はこれに限られない。すなわち、貫通孔110a〜110dは、その外周の一部が、電極占有領域108a〜108dの外周部において発生するせん断応力が及ぶ距離範囲内に配されている限り、当該せん断応力を効果的に低減することができる。当然ことながら、貫通孔110a〜110dは、その外周の一部の形成位置が電極占有領域108a〜108dに近いほど、せん断応力の低減効果は大きい。   Further, in the present embodiment, the through holes 110a to 110d are formed so that part of the outer periphery thereof is in contact with the electrode occupation regions 108a to 108d, but the positions of the through holes 110a to 110d are not limited thereto. That is, as long as a part of the outer periphery of each of the through holes 110a to 110d is disposed within a distance range where the shear stress generated in the outer periphery of the electrode occupation regions 108a to 108d reaches, the shear stress is effectively reduced. can do. Naturally, the through holes 110a to 110d have a greater effect of reducing the shear stress as the formation position of a part of the outer periphery thereof is closer to the electrode occupation regions 108a to 108d.

したがって、貫通孔110a〜110dは、その外周の一部が、電極占有領域108a〜108dの外周部から所定の距離範囲内に配されるように形成することができ、当該所定の距離範囲は、電極占有領域108a〜108dを占める端子から生ずる、当該端子とパッド116a〜116dとの接合部へのせん断応力が及ぶ範囲とすることができる。なお、当該所定の距離範囲をどの程度とするかは、目標とするせん断応力の低減量に応じて、実験等を行う(例えば、電極占有領域108a〜108dの外周位置から貫通孔110a〜110dまでの距離を種々設定した回路基板100を試作して、所定の温度条件においてハンダ接合部に亀裂が生じるか否か等の確認実験を行う)ことにより、決定することができる。   Therefore, the through holes 110a to 110d can be formed such that a part of the outer periphery thereof is disposed within a predetermined distance range from the outer peripheral portions of the electrode occupation regions 108a to 108d. It can be made into the range which the shear stress to the junction part of the said terminal and pads 116a-116d which arises from the terminal which occupies electrode occupation area | region 108a-108d reaches. Note that the degree of the predetermined distance range is determined according to the target reduction amount of the shear stress (for example, from the outer peripheral position of the electrode occupation regions 108a to 108d to the through holes 110a to 110d). The circuit board 100 having various distances is made as a prototype, and a confirmation experiment is performed to determine whether or not a crack occurs in the solder joint under a predetermined temperature condition.

さらに、貫通孔110a〜110dは、それぞれ電極占有領域108a〜108dの一部と重なるように形成してもよい。この場合には、電極占有領域108a〜108d内に形成される貫通孔110a〜110dの部分により、電極占有領域108a〜108dにおける接合部のせん断応力を効果的に低減することができる。   Further, the through holes 110a to 110d may be formed so as to overlap with part of the electrode occupation regions 108a to 108d, respectively. In this case, the shear stress at the joints in the electrode occupation regions 108a to 108d can be effectively reduced by the portions of the through holes 110a to 110d formed in the electrode occupation regions 108a to 108d.

また、本実施形態では、貫通孔110a〜110dの形状を矩形としているが、貫通孔の形状はこれに限らず、任意の形状とすることができる。   Moreover, in this embodiment, although the shape of the through-holes 110a to 110d is rectangular, the shape of the through-hole is not limited to this, and can be any shape.

図3は、図1に示す回路基板100に設けることのできる貫通孔の他の例を示す図である。なお、図3では、理解を容易にするため、矩形領域104(図1)の右上角部における貫通孔とその周辺の構成要素のみを取り出して示している。   FIG. 3 is a diagram showing another example of the through hole that can be provided in the circuit board 100 shown in FIG. In FIG. 3, for easy understanding, only the through hole in the upper right corner of the rectangular region 104 (FIG. 1) and its surrounding components are shown.

図3Aの例では、貫通孔310は円形であり、その外周の一部が電極占有領域108aの外周から上記所定の距離範囲内に配されるように形成されている。円形の貫通孔は形状が単純なため、貫通孔形成の加工工程を単純化して加工コストを低減することができる。なお、円形領域104の角部のパッドは、貫通孔によりその面積を失うことなく円形のまま残されるため、他のパッドと同じ形状及びサイズを有するパッド106となっている。   In the example of FIG. 3A, the through hole 310 has a circular shape, and a part of the outer periphery thereof is formed so as to be disposed within the predetermined distance range from the outer periphery of the electrode occupation region 108a. Since the circular through hole has a simple shape, the machining process for forming the through hole can be simplified to reduce the machining cost. Note that the pad at the corner of the circular region 104 remains circular without losing its area due to the through-hole, so that the pad 106 has the same shape and size as the other pads.

図3Bの例では、貫通孔312は長円形であり、その外周の一部が電極占有領域108aの外周から上記所定の距離範囲内に配されるように形成されている。また、図3Cの例では、図3Bと同じ長円形の貫通孔314が、電極占有領域108aの一部と重なるように形成されている。これらの長円形の貫通孔312、314は、例えばエンドミルの単純な直線掃引により設けることができるので、貫通孔形成の加工工程を単純化して加工コストを低減することができる。なお、図3Cのパッド316は、その一部が貫通孔314により比較的大きく削り取られた形状となっている。   In the example of FIG. 3B, the through hole 312 has an oval shape, and a part of the outer periphery thereof is formed so as to be disposed within the predetermined distance range from the outer periphery of the electrode occupation region 108a. In the example of FIG. 3C, the same oval through hole 314 as in FIG. 3B is formed so as to overlap a part of the electrode occupation region 108a. These oval through-holes 312 and 314 can be provided, for example, by a simple straight sweep of an end mill, so that the machining process for forming the through-hole can be simplified and the machining cost can be reduced. Note that the pad 316 in FIG. 3C has a shape in which a part thereof is scraped relatively large by the through hole 314.

図4は、図1に示す回路基板100に設けることのできる貫通孔の、更に他の例を示す図である。なお、図4においても、図3と同様に、矩形領域104(図1)の右上角部における貫通孔とその周辺の構成要素のみを取り出して示している。   FIG. 4 is a view showing still another example of the through hole that can be provided in the circuit board 100 shown in FIG. In FIG. 4, as in FIG. 3, only the through hole in the upper right corner of the rectangular region 104 (FIG. 1) and its surrounding components are shown.

図4Aの例では、電極占有領域108aの外周の2点と接するように、略L字形状の貫通孔410が形成されている。また、図4Bでは、電極占有領域108aの外周の3点と接するように、略L字形状の貫通孔414が形成されている。これらの略L字形状の貫通孔410、414は、上述した円形、長円形、又は矩形状の貫通孔110a〜d、310、312、及び314に比べて、電極占有領域108aの外周と接する部分が多いため、パッド412及び416と電子部品端子とのハンダ接合部に発生するせん断応力をより効果的に解放して低減することができる。   In the example of FIG. 4A, a substantially L-shaped through hole 410 is formed so as to contact two points on the outer periphery of the electrode occupation region 108a. In FIG. 4B, substantially L-shaped through holes 414 are formed so as to be in contact with three points on the outer periphery of the electrode occupation region 108a. These substantially L-shaped through holes 410 and 414 are in contact with the outer periphery of the electrode occupying region 108a as compared with the circular, oval, or rectangular through holes 110a to 110d, 310, 312, and 314 described above. Therefore, the shear stress generated at the solder joint between the pads 412 and 416 and the electronic component terminal can be more effectively released and reduced.

図5は、図1に示す回路基板100に設けることのできる貫通孔の、更に他の例を示す図である。なお、図5においても、図3と同様に、矩形領域104(図1)の右上角部における貫通孔とその周辺の構成要素のみを取り出して示している。   FIG. 5 is a view showing still another example of the through hole that can be provided in the circuit board 100 shown in FIG. In FIG. 5, as in FIG. 3, only the through hole in the upper right corner of the rectangular region 104 (FIG. 1) and its surrounding components are shown.

図5Aに示す貫通孔510は、その外周の一部が円弧状に加工されており、当該円弧状部分が電極占有領域108aの外周の一部に沿って接するように配置されている。この貫通孔510は、図4Bに示す貫通孔414よりも更に多くの部分で電極占有領域108aの外周と接しているため、パッド512上のハンダ接合部に発生するせん断応力を更に効果的に低減することができる。   A part of the outer periphery of the through-hole 510 shown in FIG. 5A is processed into an arc shape, and the arc-shaped part is arranged so as to be in contact with a part of the outer periphery of the electrode occupation region 108a. Since the through hole 510 is in contact with the outer periphery of the electrode occupying region 108a at a larger portion than the through hole 414 shown in FIG. 4B, the shear stress generated at the solder joint on the pad 512 is further effectively reduced. can do.

図5Bに示す貫通孔514は、矩形領域104の角部の電極占有領域108aの外周に接すると共に、矩形領域104の外周に沿って電極占有領域108aに隣接する2つの電極占有領域108e及び108fの外周とも接するように形成されている。この例では、電子部品の端子と3つのパッド516a、516b、516cとのハンダ接合部にそれぞれ発生するせん断応力を、一つの貫通孔514により低減することができ、電極占有領域毎に貫通孔を設ける構成に比べて回路基板の加工工程を単純化することができ、回路基板の製造費用を低減することができる。   The through-hole 514 shown in FIG. 5B is in contact with the outer periphery of the electrode occupation region 108a at the corner of the rectangular region 104, and the two electrode occupation regions 108e and 108f adjacent to the electrode occupation region 108a along the outer periphery of the rectangular region 104. It is formed so as to be in contact with the outer periphery. In this example, the shear stress generated at the solder joint between the terminal of the electronic component and the three pads 516a, 516b, and 516c can be reduced by one through hole 514, and a through hole is provided for each electrode occupation region. Compared with the structure to provide, the process process of a circuit board can be simplified and the manufacturing cost of a circuit board can be reduced.

次に、本実施形態に係る回路基板100の変形例について説明する。
本変形例では、矩形領域104の角部のパッドが、貫通孔が設けられた状態において、他のパッドに対して用いられるハンダの量と実質的に同一の量のハンダを用いて電子部品端子との接合を行ったときに、上記角部のパッドの外周から外側へハンダがはみ出ない範囲の面積を持つように形成されている。
Next, a modified example of the circuit board 100 according to the present embodiment will be described.
In this modification, in the state where the pad at the corner of the rectangular region 104 is provided with a through hole, an electronic component terminal is used by using an amount of solder that is substantially the same as the amount of solder used for other pads. Is formed so that the solder does not protrude from the outer periphery of the corner pad to the outside.

図1及び図2に示した例においては、矩形領域104の角部に設けられるパッド116a〜116dは、それぞれ貫通孔110a〜110dが設けられることにより、その面積が他のパッド106よりも小さくなっている。このため、電子部品端子に設けられるボール状ハンダの量によっては、当該電子部品を回路基板100上に実装したときに、ハンダの一部がパッド116a〜116dの外へはみ出てしまい、隣接する回路パターン等との間にブリッジを形成する等の問題を生じ得る。このようなブリッジは、回路基板100上の電気回路の一部をショート(短絡)させ、回路動作の異常を生じさせる。   In the example shown in FIGS. 1 and 2, the pads 116 a to 116 d provided at the corners of the rectangular region 104 are provided with through holes 110 a to 110 d, respectively, so that the area thereof is smaller than the other pads 106. ing. For this reason, depending on the amount of the ball-shaped solder provided in the electronic component terminal, when the electronic component is mounted on the circuit board 100, a part of the solder protrudes outside the pads 116a to 116d, and the adjacent circuit Problems such as forming a bridge between the pattern and the like may occur. Such a bridge causes a part of the electric circuit on the circuit board 100 to be short-circuited, resulting in an abnormal circuit operation.

本変形例では、矩形領域104の角部のパッドが、貫通孔が設けられた状態において、他のパッドと同じ量のハンダを用いた場合にも当該ハンダが外周からはみ出ない範囲の面積で形成されているため、上記のようなブリッジ形成の問題を生じない。   In this modification, the corner pad of the rectangular region 104 is formed in an area that does not protrude from the outer periphery even when the same amount of solder as that of other pads is used in a state where the through holes are provided. Therefore, the problem of bridge formation as described above does not occur.

図6は、本変形例における矩形領域104の角部のパッドの具体例を示す図である。なお、図6では、理解を容易にするため、矩形領域104(図1)の右上角部における貫通孔とその周辺の構成要素のみを取り出して示している。   FIG. 6 is a diagram illustrating a specific example of pads at the corners of the rectangular region 104 in this modification. In FIG. 6, for easy understanding, only the through hole in the upper right corner of the rectangular region 104 (FIG. 1) and its surrounding components are shown.

図6に示す二つの例は、矩形領域104の角部のパッドを、貫通孔110aが設けられた状態において、他のパッド106と同じ面積となるように形成している。   In the two examples shown in FIG. 6, the corner pads of the rectangular region 104 are formed to have the same area as the other pads 106 in the state where the through holes 110 a are provided.

図6Aに示すパッド610は、正方形のパッドが貫通孔110aにより切り取られた形状を為している。このパッド610は、貫通孔110aを形成する前の回路基板100上に、他のパッド106の面積と貫通孔110aの形成により切り取られることとなる面積とを加算した面積を持つ正方形のパッドを形成しておき、その後に貫通孔110aを設けることにより形成される。このような正方形は、例えば、上記切り取られることとなる面積を貫通孔110aの形状や寸法により調整することにより、パッド106の外接正方形と同一のサイズとすることができる。なお、貫通孔110aの形成により切り取られる面積を調整することができないときは、上記正方形のパッドを、隣接するパッド106と接しない範囲において、上記外接正方形とは異なる寸法の正方形として形成しておくこともできる。   The pad 610 shown in FIG. 6A has a shape in which a square pad is cut out by the through hole 110a. The pad 610 forms a square pad having an area obtained by adding the area of another pad 106 and the area to be cut out by forming the through hole 110a on the circuit board 100 before the through hole 110a is formed. It is formed by providing the through hole 110a after that. Such a square, for example, can be made the same size as the circumscribed square of the pad 106 by adjusting the area to be cut out by the shape and dimensions of the through hole 110a. In addition, when the area cut out by the formation of the through hole 110a cannot be adjusted, the square pad is formed as a square having a size different from the circumscribed square in a range not contacting the adjacent pad 106. You can also.

図6Bに示すパッド612は、円形と当該円形の外接矩形とが複合した形状であり、円形の図示左下1/4の扇部分が、当該円形の外接矩形の左下1/4の部分と置き換わり、置き換わっていない円形部分の一部が貫通孔110aにより切り取られている。このパッド612は、円形の一部が外接矩形の一部と置き換えられたことにより、当該置き換えを行わない場合よりも面積が大きくなっている。したがって、当該置き換えによる面積の増分により、貫通孔110aにより切り取られることとなる面積を補償し、全体として、パッド612の面積をパッド106の面積と等しくなるようにすることができる。   The pad 612 shown in FIG. 6B has a shape in which a circle and the circumscribed rectangle of the circle are combined, and the circular lower left quarter fan portion replaces the lower left quarter portion of the circle circumscribed rectangle, A part of the circular portion that is not replaced is cut out by the through hole 110a. The pad 612 has a larger area than when the replacement is not performed because a part of the circle is replaced with a part of the circumscribed rectangle. Therefore, the area to be cut by the through hole 110a can be compensated by the increase in the area by the replacement, and the area of the pad 612 can be made equal to the area of the pad 106 as a whole.

なお、図6に示す例では、矩形領域104の角部のパッドを、貫通孔110aを形成する前に円形以外の形状として作製しておくものとしたが、これに限らず、任意の形状として作製しておくことができる。例えば、貫通孔110aを形成する前にパッド106よりも大きな面積を持つ円形のパッドを形成しておき、貫通孔110aが形成された状態において、当該パッドが他のパッド106と同じ面積となるように構成することもできる。   In the example shown in FIG. 6, the corner pad of the rectangular region 104 is formed in a shape other than a circle before forming the through-hole 110a. It can be prepared. For example, a circular pad having a larger area than the pad 106 is formed before the through hole 110a is formed, and the pad has the same area as the other pads 106 in a state where the through hole 110a is formed. It can also be configured.

また、本変形例においては矩形領域104の角部に配されるパッドについて、その面積を所定の条件を満たす面積に調整するものとしたが、面積調整の対象とするパッドは上記角部のパッドに限らず、上述したせん断応力を低減するために設けられる上記貫通孔によりその一部が切り取られることとなる任意のパッドを対象とすることができる。   In this modification, the pad arranged at the corner of the rectangular region 104 is adjusted to an area satisfying a predetermined condition. However, the pad to be adjusted is the pad at the corner. However, the present invention can be applied to any pad whose part is to be cut off by the through hole provided in order to reduce the shear stress described above.

以上説明したように、本実施形態に係る回路基板は、格子状端子配列を有する電子部品が実装される回路基板であって、当該端子を構成するパッド状電極と接合されるパッドを有し、上記各パッド状電極がそれぞれ占有する回路基板上の少なくとも一つの占有領域に対し、少なくとも一つの貫通孔が設けられている。そして、この貫通孔は、当該貫通孔の外周の一部が上記少なくとも一つの占有領域の外周位置から所定の距離範囲内に位置するように、又は、上記貫通孔の外周の一部が当該占有領域の外周と接するように形成されるか、若しくは、上記貫通孔の一部が上記少なくとも一つの占有領域と重なるように形成されている。ここで、上記所定の距離範囲は、上記端子とパッドとが接合された状態において、上記少なくとも一つの占有領域を占める端子から生ずる当該端子とパッドとの接合部への実装面方向のせん断応力が及ぶ距離として定められる   As described above, the circuit board according to the present embodiment is a circuit board on which an electronic component having a grid-like terminal arrangement is mounted, and has a pad that is bonded to a pad-like electrode constituting the terminal, At least one through hole is provided for at least one occupied region on the circuit board occupied by each pad-like electrode. The through hole has a part of the outer periphery of the through hole located within a predetermined distance range from the outer peripheral position of the at least one occupied region, or a part of the outer periphery of the through hole is occupied. It is formed so as to be in contact with the outer periphery of the region, or a part of the through hole is formed so as to overlap the at least one occupied region. Here, the predetermined distance range is a state in which the shear stress in the mounting surface direction to the joint between the terminal and the pad generated from the terminal occupying the at least one occupied area in a state where the terminal and the pad are joined. Defined as the distance

これにより、本回路基板は、電子部品端子と回路基板上のパッドとが接合された状態において、当該電子部品のパッケージの線膨張係数と回路基板の線膨張係数との差に起因して上記電子部品端子と回路基板上のパッドとの接合部に生ずる面方向のせん断応力を効果的に低減して、当該せん断応力による当該接合部の亀裂の発生や破断を防止することができる。   As a result, in the circuit board, the electronic component terminal and the pad on the circuit board are joined to each other due to the difference between the linear expansion coefficient of the package of the electronic component and the linear expansion coefficient of the circuit board. It is possible to effectively reduce the shear stress in the surface direction generated at the joint between the component terminal and the pad on the circuit board, thereby preventing the joint from being cracked or broken by the shear stress.

100・・・回路基板、102・・・パッケージ実装領域、106、116a〜d、316、412、416、512、516a〜c、610、612・・・パッド、108、108a〜d・・・電極占有領域、110a〜d、310、312、314、410、414、510、514・・・貫通孔。   DESCRIPTION OF SYMBOLS 100 ... Circuit board, 102 ... Package mounting area, 106, 116a-d, 316, 412, 416, 512, 516a-c, 610, 612 ... Pad, 108, 108a-d ... Electrode Occupied area, 110a-d, 310, 312, 314, 410, 414, 510, 514...

Claims (4)

複数の端子で構成された端子列又は端子配列を備えた電子部品が実装される回路基板であって、
前記電子部品が実装される実装面上に、前記各端子がそれぞれ接合される複数のパッドを備え、
前記各端子が占有する前記実装面上の占有領域の少なくとも一つに対し、少なくとも一つの貫通孔が設けられており、
前記貫通孔は、当該貫通孔の外周の一部が前記少なくとも一つの占有領域の外周位置から所定の距離範囲内となる位置、又は当該貫通孔の外周の一部が当該占有領域の外周と接する位置、若しくは当該貫通孔の一部が前記少なくとも一つの占有領域と重なる位置、に形成され、前記端子と前記パッドとが接合された状態において、前記少なくとも一つの占有領域を占める前記端子から生ずる前記パッドとの接合部への実装面方向のせん断応力を低減する、
回路基板。
A circuit board on which an electronic component having a terminal array or terminal arrangement composed of a plurality of terminals is mounted,
On the mounting surface on which the electronic component is mounted, a plurality of pads to which each of the terminals is bonded,
At least one through-hole is provided for at least one of the occupied areas on the mounting surface occupied by each terminal,
The through hole has a position where a part of the outer periphery of the through hole is within a predetermined distance range from the outer peripheral position of the at least one occupied area, or a part of the outer periphery of the through hole is in contact with the outer periphery of the occupied area. Formed in a position or a position where a part of the through hole overlaps the at least one occupied area, and the terminal occupies the at least one occupied area when the terminal and the pad are joined. Reduce the shear stress in the mounting surface direction to the joint with the pad,
Circuit board.
前記端子に接合される前記パッドのうち前記貫通孔によりその一部の面積が失われる一のパッドは、当該貫通孔が設けられている状態において他のパッドに用いられるハンダの量と実質的に同一の量のハンダを用いて前記端子との接合を行ったときに、当該一のパッドの外周から外側へハンダがはみ出ない範囲の面積を持つように形成される、
請求項1に記載の回路基板。
Of the pads bonded to the terminals, one of the pads whose area is lost by the through hole is substantially equal to the amount of solder used for other pads in the state where the through hole is provided. When bonding with the terminal using the same amount of solder, it is formed to have an area in a range where solder does not protrude from the outer periphery of the one pad to the outside.
The circuit board according to claim 1.
前記端子配列は、矩形領域に格子状に配列された格子状端子配列であって、
前記パッドは、前記各端子が接合されるように前記実装面上に格子状に配置されており、
前記少なくとも一つの占有領域は、前記矩形領域の角部に配された端子の占有領域である、
請求項1又は2に記載の回路基板。
The terminal array is a grid-like terminal array arranged in a grid pattern in a rectangular area,
The pads are arranged in a grid pattern on the mounting surface so that the terminals are bonded to each other.
The at least one occupied area is an occupied area of a terminal arranged at a corner of the rectangular area;
The circuit board according to claim 1.
前記少なくとも一つの貫通孔は、前記少なくとも一つの占有領域と、前記矩形領域の外周部に沿って当該占有領域に隣接する二つの前記占有領域と、を含む三つの前記占有領域に対して設けられており、
前記貫通孔は、当該貫通孔の外周の一部が前記三つの占有領域の外周位置から所定の距離範囲内となる位置、又は当該貫通孔の外周の一部が前記三つの占有領域のそれぞれの外周と接する位置、若しくは前記貫通孔の一部が前記三つの占有領域のそれぞれと重なる位置、に形成され、前記端子と前記パッドとが接合された状態において、前記三つの占有領域を占める前記各端子から生ずる前記パッドとの各接合部への実装面方向のせん断応力を低減する、
請求項3に記載の回路基板。
The at least one through hole is provided for three occupied areas including the at least one occupied area and the two occupied areas adjacent to the occupied area along the outer periphery of the rectangular area. And
The through hole is a position where a part of the outer periphery of the through hole is within a predetermined distance range from the outer peripheral position of the three occupied areas, or a part of the outer periphery of the through hole is a position of each of the three occupied areas. Each position occupying the three occupied areas is formed in a position in contact with the outer periphery, or a position where a part of the through hole overlaps each of the three occupied areas, and the terminal and the pad are joined. Reduce the shear stress in the mounting surface direction to each joint with the pad resulting from the terminal,
The circuit board according to claim 3.
JP2012257291A 2012-11-26 2012-11-26 Circuit board on which electronic components having terminal rows or terminal arrays are mounted Expired - Fee Related JP5632901B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2012257291A JP5632901B2 (en) 2012-11-26 2012-11-26 Circuit board on which electronic components having terminal rows or terminal arrays are mounted

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2012257291A JP5632901B2 (en) 2012-11-26 2012-11-26 Circuit board on which electronic components having terminal rows or terminal arrays are mounted

Publications (2)

Publication Number Publication Date
JP2014107325A true JP2014107325A (en) 2014-06-09
JP5632901B2 JP5632901B2 (en) 2014-11-26

Family

ID=51028581

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012257291A Expired - Fee Related JP5632901B2 (en) 2012-11-26 2012-11-26 Circuit board on which electronic components having terminal rows or terminal arrays are mounted

Country Status (1)

Country Link
JP (1) JP5632901B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104735911A (en) * 2015-01-01 2015-06-24 深圳市兴达线路板有限公司 Circuit board hole position correcting method

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001119107A (en) * 1999-10-19 2001-04-27 Nec Saitama Ltd Printed wiring board
JP2005129570A (en) * 2003-10-21 2005-05-19 Matsushita Electric Ind Co Ltd Wiring board and semiconductor device
JP2007165469A (en) * 2005-12-12 2007-06-28 Toshiba Corp Circuit board
JP2010010428A (en) * 2008-06-27 2010-01-14 Fujitsu Ltd Printed substrate, and electronic device

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001119107A (en) * 1999-10-19 2001-04-27 Nec Saitama Ltd Printed wiring board
JP2005129570A (en) * 2003-10-21 2005-05-19 Matsushita Electric Ind Co Ltd Wiring board and semiconductor device
JP2007165469A (en) * 2005-12-12 2007-06-28 Toshiba Corp Circuit board
JP2010010428A (en) * 2008-06-27 2010-01-14 Fujitsu Ltd Printed substrate, and electronic device

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN104735911A (en) * 2015-01-01 2015-06-24 深圳市兴达线路板有限公司 Circuit board hole position correcting method

Also Published As

Publication number Publication date
JP5632901B2 (en) 2014-11-26

Similar Documents

Publication Publication Date Title
US7804170B2 (en) Semiconductor device and method of designing the same
JP5393986B2 (en) Semiconductor device wiring board, semiconductor device, electronic device and motherboard
US10517177B2 (en) On-vehicle electronic circuit mounting board
JP5632901B2 (en) Circuit board on which electronic components having terminal rows or terminal arrays are mounted
JP6232697B2 (en) Power module
JP2007214563A (en) Semiconductor chip package
JPH04188886A (en) Printed wiring board
JP2007012690A (en) Mounting structure of ball grid array package
JP2001326429A (en) Printed wiring board
JP5466218B2 (en) Semiconductor package
US20110235296A1 (en) Integrated circuit package component with ball conducting joints
JP2006269971A (en) Semiconductor device
JP2017045764A (en) Circuit board with electronic component having terminal array to be mounted thereon
JP2012028519A (en) Semiconductor package
JP2011119506A (en) Semiconductor device
JP4976767B2 (en) Multilayer semiconductor device
JP2009076569A (en) Semiconductor package and mounting substrate, and semiconductor device including same
JP2008053313A (en) Semiconductor integrated circuit device
JP4549287B2 (en) Semiconductor module
JP2015146404A (en) Semiconductor device and manufacturing method of the same
JP2017073493A (en) Circuit board having thereon electronic component with terminal arrangement
JP2007123531A (en) Printed wiring board and printed circuit board using the same
JP2002231761A (en) Electronic component and mounting body thereof
JP6392630B2 (en) Circuit board and circuit device
JP2012151272A (en) Semiconductor chip and semiconductor device

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20140513

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20140616

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20141007

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20141010

R150 Certificate of patent or registration of utility model

Ref document number: 5632901

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees