JP2013512511A5 - - Google Patents

Download PDF

Info

Publication number
JP2013512511A5
JP2013512511A5 JP2012541208A JP2012541208A JP2013512511A5 JP 2013512511 A5 JP2013512511 A5 JP 2013512511A5 JP 2012541208 A JP2012541208 A JP 2012541208A JP 2012541208 A JP2012541208 A JP 2012541208A JP 2013512511 A5 JP2013512511 A5 JP 2013512511A5
Authority
JP
Japan
Prior art keywords
digital signal
generating
circuit device
signal processors
integrated circuit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2012541208A
Other languages
English (en)
Japanese (ja)
Other versions
JP2013512511A (ja
Filing date
Publication date
Application filed filed Critical
Priority claimed from PCT/US2010/058100 external-priority patent/WO2011066459A2/en
Publication of JP2013512511A publication Critical patent/JP2013512511A/ja
Publication of JP2013512511A5 publication Critical patent/JP2013512511A5/ja
Pending legal-status Critical Current

Links

JP2012541208A 2009-11-25 2010-11-24 複数メモリ特定用途向けデジタル信号プロセッサ Pending JP2013512511A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US26433409P 2009-11-25 2009-11-25
US61/264,334 2009-11-25
PCT/US2010/058100 WO2011066459A2 (en) 2009-11-25 2010-11-24 Multiple-memory application-specific digital signal processor

Publications (2)

Publication Number Publication Date
JP2013512511A JP2013512511A (ja) 2013-04-11
JP2013512511A5 true JP2013512511A5 (https=) 2014-01-16

Family

ID=44067246

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2012541208A Pending JP2013512511A (ja) 2009-11-25 2010-11-24 複数メモリ特定用途向けデジタル信号プロセッサ

Country Status (4)

Country Link
US (1) US9111068B2 (https=)
EP (1) EP2504767A4 (https=)
JP (1) JP2013512511A (https=)
WO (1) WO2011066459A2 (https=)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9111068B2 (en) 2009-11-25 2015-08-18 Howard University Multiple-memory application-specific digital signal processor
US9703538B2 (en) * 2011-06-08 2017-07-11 Hyperion Core, Inc. Tool-level and hardware-level code optimization and respective hardware modification
CN103186501A (zh) * 2011-12-29 2013-07-03 中兴通讯股份有限公司 一种多处理器共享存储方法及系统
CN103577266B (zh) * 2012-07-31 2017-06-23 国际商业机器公司 用于对现场可编程门阵列资源进行分配的方法及系统
CN104424128B (zh) * 2013-08-19 2019-12-13 上海芯豪微电子有限公司 变长指令字处理器系统和方法
EP2843616A1 (de) * 2013-08-29 2015-03-04 Sick Ag Optoelektronische Vorrichtung und Verfahren zur Aufnahme entzerrter Bilder
WO2015126495A2 (en) * 2014-02-20 2015-08-27 Stillwater Supercomputing, Inc. Execution engine for executing single assignment programs with affine dependencies
US10320390B1 (en) 2016-11-17 2019-06-11 X Development Llc Field programmable gate array including coupled lookup tables
US20190050263A1 (en) * 2018-03-05 2019-02-14 Intel Corporation Technologies for scheduling acceleration of functions in a pool of accelerator devices

Family Cites Families (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5550839A (en) * 1993-03-12 1996-08-27 Xilinx, Inc. Mask-programmed integrated circuits having timing and logic compatibility to user-configured logic arrays
US5933023A (en) 1996-09-03 1999-08-03 Xilinx, Inc. FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines
US6047115A (en) * 1997-05-29 2000-04-04 Xilinx, Inc. Method for configuring FPGA memory planes for virtual hardware computation
US6120551A (en) * 1997-09-29 2000-09-19 Xilinx, Inc. Hardwire logic device emulating an FPGA
US5991908A (en) * 1997-09-29 1999-11-23 Xilinx, Inc. Boundary scan chain with dedicated programmable routing
US7373440B2 (en) * 1997-12-17 2008-05-13 Src Computers, Inc. Switch/network adapter port for clustered computers employing a chain of multi-adaptive processors in a dual in-line memory module format
GB0105357D0 (en) 2001-03-03 2001-04-18 Marconi Comm Ltd Evolutionary programming of configurable logic devices
US7133822B1 (en) * 2001-03-29 2006-11-07 Xilinx, Inc. Network based diagnostic system and method for programmable hardware
US7840777B2 (en) * 2001-05-04 2010-11-23 Ascenium Corporation Method and apparatus for directing a computational array to execute a plurality of successive computational array instructions at runtime
US7072824B2 (en) * 2001-05-09 2006-07-04 Lucent Technologies Inc. Method and apparatus for emulating a processor
EP1271783B1 (en) * 2001-06-29 2013-07-31 Sicronic Remote KG, LLC FPGA with a simplified interface between the program memory and the programmable logic blocks
TW577020B (en) * 2001-07-12 2004-02-21 Ip Flex Inc Integrated circuit device
US7302667B1 (en) * 2004-04-15 2007-11-27 Altera Corporation Methods and apparatus for generating programmable device layout information
US7546572B1 (en) * 2005-09-20 2009-06-09 Xilinx, Inc. Shared memory interface in a programmable logic device using partial reconfiguration
US9111068B2 (en) 2009-11-25 2015-08-18 Howard University Multiple-memory application-specific digital signal processor

Similar Documents

Publication Publication Date Title
JP2013512511A5 (https=)
US12204898B2 (en) Interruptible and restartable matrix multiplication instructions, processors, methods, and systems
GB2508312A (en) Instruction and logic to provide vector load-op/store-op with stride functionality
KR101947523B1 (ko) 스핀 전달 토크 메모리에서의 기입 동작들
US9747108B2 (en) User-level fork and join processors, methods, systems, and instructions
GB2568816A8 (en) Processor having multiple cores, shared core extension logic, and shared core extension utilization instructions
GB2508533A (en) Instruction and logic to provide vector scatter-op and gather-op functionality
JP6137582B2 (ja) 電子デバイス、メモリコントローラ、装置
JP2015534169A5 (https=)
JP2014501009A (ja) データを移動させるための方法及び装置
WO2018052684A1 (en) Outer product engine
US9317421B2 (en) Memory management
KR20150130382A (ko) 외부에서 프로그래밍 가능한 메모리 관리 유닛
WO2011044398A3 (en) Computer for amdahl-compliant algorithms like matrix inversion
ITVI20100208A1 (it) Metodo¿e sistema di simulazione atti alla simulazione di una piattaforma hardware a componenti multipli
IN2014CH00978A (https=)
TW201510861A (zh) 指令順序執行之指令對、處理器、方法及系統
CN102306141A (zh) 一种描述动态可重构阵列配置信息的方法
JP6094356B2 (ja) 演算処理装置
TWI609265B (zh) 用於揮發性記憶體之以極性爲基的資料移轉功能
US9582286B2 (en) Register file management for operations using a single physical register for both source and result
JP6292324B2 (ja) 演算処理装置
JP2013254436A (ja) 動的再構成回路，半導体集積回路および動的再構成回路の制御方法
JP2010176350A5 (https=)
JP2013545963A5 (https=)