JP2013179378A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2013179378A5 JP2013179378A5 JP2010225403A JP2010225403A JP2013179378A5 JP 2013179378 A5 JP2013179378 A5 JP 2013179378A5 JP 2010225403 A JP2010225403 A JP 2010225403A JP 2010225403 A JP2010225403 A JP 2010225403A JP 2013179378 A5 JP2013179378 A5 JP 2013179378A5
- Authority
- JP
- Japan
- Prior art keywords
- error correction
- correction processing
- data
- unit
- barrel shifter
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Priority Applications (4)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010225403A JP5692780B2 (ja) | 2010-10-05 | 2010-10-05 | マルチコア型誤り訂正処理システムおよび誤り訂正処理装置 |
| US13/877,650 US9250996B2 (en) | 2010-10-05 | 2011-10-04 | Multicore type error correction processing system and error correction processing apparatus |
| PCT/JP2011/073281 WO2012046864A2 (en) | 2010-10-05 | 2011-10-04 | Multicore type error correction processing system and error correction processing apparatus |
| EP11773571.2A EP2625787A2 (en) | 2010-10-05 | 2011-10-04 | Multicore type error correction processing system and error correction processing apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2010225403A JP5692780B2 (ja) | 2010-10-05 | 2010-10-05 | マルチコア型誤り訂正処理システムおよび誤り訂正処理装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2013179378A JP2013179378A (ja) | 2013-09-09 |
| JP2013179378A5 true JP2013179378A5 (enExample) | 2013-11-28 |
| JP5692780B2 JP5692780B2 (ja) | 2015-04-01 |
Family
ID=44860484
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2010225403A Expired - Fee Related JP5692780B2 (ja) | 2010-10-05 | 2010-10-05 | マルチコア型誤り訂正処理システムおよび誤り訂正処理装置 |
Country Status (4)
| Country | Link |
|---|---|
| US (1) | US9250996B2 (enExample) |
| EP (1) | EP2625787A2 (enExample) |
| JP (1) | JP5692780B2 (enExample) |
| WO (1) | WO2012046864A2 (enExample) |
Families Citing this family (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9459956B2 (en) * | 2013-07-19 | 2016-10-04 | Seagate Technology Llc | Data decoder with trapping set flip bit mapper |
| JP5768100B2 (ja) * | 2013-09-10 | 2015-08-26 | 株式会社東芝 | メモリ装置、サーバ装置、及びメモリ制御方法 |
| US9317361B2 (en) | 2013-11-27 | 2016-04-19 | Seagate Technology Llc | Bit-line defect detection using unsatisfied parity code checks |
| US11170294B2 (en) | 2016-01-07 | 2021-11-09 | Intel Corporation | Hardware accelerated machine learning |
| US11120329B2 (en) | 2016-05-07 | 2021-09-14 | Intel Corporation | Multicast network and memory transfer optimizations for neural network hardware acceleration |
| US10817802B2 (en) | 2016-05-07 | 2020-10-27 | Intel Corporation | Apparatus for hardware accelerated machine learning |
| US11157037B1 (en) | 2020-11-13 | 2021-10-26 | Marvell Asia Pte, Ltd. | Method and device for clock generation and synchronization for time interleaved networks |
| US11750166B2 (en) | 2021-01-13 | 2023-09-05 | Marvell Asia Pte. Ltd. | Method and device for high bandwidth receiver for high baud-rate communications |
| US11309904B1 (en) | 2021-02-24 | 2022-04-19 | Marvell Asia Pte Ltd. | Method and device for synchronization of large-scale systems with multiple time interleaving sub-systems |
Family Cites Families (25)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5369652A (en) * | 1993-06-14 | 1994-11-29 | International Business Machines Corporation | Error detection and correction having one data format recordable on record media using a diverse number of concurrently recorded tracks |
| US6304927B1 (en) * | 1998-11-13 | 2001-10-16 | Ricoh Company, Ltd. | Digital copier with scalable architecture |
| US6330374B1 (en) * | 1998-11-13 | 2001-12-11 | Ricoh Company, Ltd. | Image manipulation for a digital copier which operates on a block basis |
| JP2000196467A (ja) * | 1998-12-28 | 2000-07-14 | Nec Corp | 誤り訂正符号化器および誤り訂正復号器 |
| KR100357126B1 (ko) * | 1999-07-30 | 2002-10-18 | 엘지전자 주식회사 | 메모리 주소 발생 장치 및 그를 이용한 무선 단말기 |
| US6865710B2 (en) * | 2000-09-18 | 2005-03-08 | Lucent Technologies Inc. | Butterfly processor for telecommunications |
| US7127664B2 (en) | 2000-09-18 | 2006-10-24 | Lucent Technologies Inc. | Reconfigurable architecture for decoding telecommunications signals |
| US7020214B2 (en) | 2000-09-18 | 2006-03-28 | Lucent Technologies Inc. | Method and apparatus for path metric processing in telecommunications systems |
| CA2447204C (en) * | 2002-11-29 | 2010-03-23 | Memory Management Services Ltd. | Error correction scheme for memory |
| US9495241B2 (en) * | 2006-12-06 | 2016-11-15 | Longitude Enterprise Flash S.A.R.L. | Systems and methods for adaptive data storage |
| WO2008069231A1 (ja) * | 2006-12-07 | 2008-06-12 | Nec Corporation | 復号装置、復号方法 |
| EP2171857A1 (en) * | 2007-07-04 | 2010-04-07 | Nxp B.V. | Shuffled ldpc decoding |
| JP4874312B2 (ja) * | 2007-09-20 | 2012-02-15 | 三菱電機株式会社 | ターボ符号復号装置、ターボ符号復号方法及び通信システム |
| EP2210345A2 (en) * | 2007-10-02 | 2010-07-28 | Imec | An asip architecture for decoding at least two decoding methods |
| US8195978B2 (en) * | 2008-05-16 | 2012-06-05 | Fusion-IO. Inc. | Apparatus, system, and method for detecting and replacing failed data storage |
| US8035537B2 (en) * | 2008-06-13 | 2011-10-11 | Lsi Corporation | Methods and apparatus for programmable decoding of a plurality of code types |
| US8090896B2 (en) * | 2008-07-03 | 2012-01-03 | Nokia Corporation | Address generation for multiple access of memory |
| US8281214B2 (en) * | 2008-10-17 | 2012-10-02 | Lsi Corporation | Programmable quasi-cyclic low-density parity check (QC LDPC) encoder for read channel |
| US8121285B2 (en) * | 2008-10-28 | 2012-02-21 | International Business Machines Corporation | Data processing for coding |
| JP5293322B2 (ja) | 2009-03-24 | 2013-09-18 | 凸版印刷株式会社 | 有機elパネル及びその製造方法 |
| US8281227B2 (en) * | 2009-05-18 | 2012-10-02 | Fusion-10, Inc. | Apparatus, system, and method to increase data integrity in a redundant storage system |
| US8307258B2 (en) * | 2009-05-18 | 2012-11-06 | Fusion-10, Inc | Apparatus, system, and method for reconfiguring an array to operate with less storage elements |
| US9544090B2 (en) * | 2010-03-31 | 2017-01-10 | Avago Technologies General Ip (Singapore) Pte. Ltd. | Hard input low density parity check decoder |
| US20130027416A1 (en) * | 2011-07-25 | 2013-01-31 | Karthikeyan Vaithianathan | Gather method and apparatus for media processing accelerators |
| US8707123B2 (en) * | 2011-12-30 | 2014-04-22 | Lsi Corporation | Variable barrel shifter |
-
2010
- 2010-10-05 JP JP2010225403A patent/JP5692780B2/ja not_active Expired - Fee Related
-
2011
- 2011-10-04 US US13/877,650 patent/US9250996B2/en not_active Expired - Fee Related
- 2011-10-04 WO PCT/JP2011/073281 patent/WO2012046864A2/en not_active Ceased
- 2011-10-04 EP EP11773571.2A patent/EP2625787A2/en not_active Withdrawn
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2013179378A5 (enExample) | ||
| RU2015151132A (ru) | Команды, процессоры, способы и системы доступа множественных регистров к памяти | |
| GB2456775B (en) | Apparatus and method for performing permutation operations on data | |
| JP2015505086A5 (enExample) | ||
| JP2009510568A5 (enExample) | ||
| JP2015507743A5 (enExample) | ||
| JP6745389B2 (ja) | 低減された配線複雑度を有するシフトレジスタ | |
| US9250996B2 (en) | Multicore type error correction processing system and error correction processing apparatus | |
| RU2013142995A (ru) | Устройство обработки данных, способ обработки данных и программа | |
| JP2016530631A5 (enExample) | ||
| JP2006107451A5 (enExample) | ||
| JP2017515228A5 (enExample) | ||
| SE1150966A1 (sv) | Digital signalprocessor och basbandskommunikationsanordning | |
| WO2012024087A3 (en) | Methods and apparatuses for re-ordering data | |
| US9002919B2 (en) | Data rearranging circuit, variable delay circuit, fast fourier transform circuit, and data rearranging method | |
| CN102253925A (zh) | 一种矩阵转置的方法 | |
| WO2008129900A1 (ja) | アレイプロセッサ型データ処理装置 | |
| CN107678781B (zh) | 处理器以及用于在处理器上执行指令的方法 | |
| CN111368250B (zh) | 基于傅里叶变换/逆变换的数据处理系统、方法及设备 | |
| JP5630798B1 (ja) | プロセッサーおよび方法 | |
| JP2011028543A5 (ja) | 情報処理システム | |
| JP2011244337A5 (ja) | 画像処理装置および画像処理方法 | |
| JP2012198487A5 (enExample) | ||
| JP2011076595A5 (enExample) | ||
| JP2010244451A5 (enExample) |