JP2013110307A - Semiconductor element mounting package and manufacturing method of the same - Google Patents

Semiconductor element mounting package and manufacturing method of the same Download PDF

Info

Publication number
JP2013110307A
JP2013110307A JP2011255089A JP2011255089A JP2013110307A JP 2013110307 A JP2013110307 A JP 2013110307A JP 2011255089 A JP2011255089 A JP 2011255089A JP 2011255089 A JP2011255089 A JP 2011255089A JP 2013110307 A JP2013110307 A JP 2013110307A
Authority
JP
Japan
Prior art keywords
substrate
semiconductor element
conductive paste
glass
package
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2011255089A
Other languages
Japanese (ja)
Inventor
Hiroyuki Fujita
宏之 藤田
Hitoshi Kamamori
均 釜森
Sadao Oku
定夫 奥
Koji Tsukagoshi
功二 塚越
Keiichiro Hayashi
恵一郎 林
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Seiko Instruments Inc
Original Assignee
Seiko Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Seiko Instruments Inc filed Critical Seiko Instruments Inc
Priority to JP2011255089A priority Critical patent/JP2013110307A/en
Publication of JP2013110307A publication Critical patent/JP2013110307A/en
Withdrawn legal-status Critical Current

Links

Images

Landscapes

  • Printing Elements For Providing Electric Connections Between Printed Circuits (AREA)

Abstract

PROBLEM TO BE SOLVED: To solve the problem that a large-scale and expensive device is required for filling a paste in through holes in a bottomed state when manufacturing a substrate having through hole electrodes.SOLUTION: When a conductive paste is filled in through holes, the paste is filled in the through holes in a through state. By molding a substrate with a thickness thicker than a target thickness and polishing the substrate to the target thickness after hardening of the paste, a dent due to shrinkage of the paste in hardening can be avoided.

Description

本発明は、貫通電極を有する半導体素子搭載用パッケージ及びその製造方法に関する。   The present invention relates to a package for mounting a semiconductor element having a through electrode and a method for manufacturing the same.

近年、電子機器の小型化軽量化が図られており、電子機器に内蔵する電子部品についても小型軽量であることがもとめられている。貫通電極を有する半導体素子搭載用パッケージは小型化が可能であり、電子機器の電子部品を高密度に実装することで電子機器を小型軽量化できるため広く使われている。貫通電極は電極内部に導電ペーストを充填する場合(たとえば特許文献1)や電気めっきによって金属を充填する場合(たとえば特許文献2)がある。   In recent years, electronic devices have been reduced in size and weight, and electronic components incorporated in electronic devices are also required to be small and light. A package for mounting a semiconductor element having a through electrode can be reduced in size, and is widely used because an electronic device can be reduced in size and weight by mounting electronic components of the electronic device at high density. The through electrode may be filled with a conductive paste inside the electrode (for example, Patent Document 1) or filled with metal by electroplating (for example, Patent Document 2).

ここで、図3をもとに有底状態で電極内部に導電ペーストを充填する貫通電極の例について説明する。上基板21と下基板22からなるパッケージ基板において、上基板21には貫通穴23がある。上基板21と下基板22が貼り合わされていることで、貫通穴23は有底穴状態になっている(図3(a))。この上基板21にメッキレジスト24を貼り付け、導電性金属25(主に銅など)をメッキで表面に析出させる(図3(b)、(c))。有底状態の貫通穴の内部に真空印刷法を用いて導電ペースト26を充填する(図3(d))。再びメッキレジスト27を貼り付け、フタメッキ28を析出させる(図3(e)(f))。フタメッキを含めた表面のメッキ膜をフォトパターニング等の方法で所定のパターンにしてパッケージ基板とする(図3(g))。   Here, an example of the through electrode that fills the inside of the electrode with the conductive paste in a bottomed state will be described with reference to FIG. In the package substrate composed of the upper substrate 21 and the lower substrate 22, the upper substrate 21 has a through hole 23. Since the upper substrate 21 and the lower substrate 22 are bonded together, the through hole 23 is in a bottomed hole state (FIG. 3A). A plating resist 24 is attached to the upper substrate 21, and a conductive metal 25 (mainly copper or the like) is deposited on the surface by plating (FIGS. 3B and 3C). The conductive paste 26 is filled into the bottomed through hole using a vacuum printing method (FIG. 3D). The plating resist 27 is attached again to deposit the lid plating 28 (FIGS. 3E and 3F). The plated film on the surface including the lid plating is formed into a predetermined pattern by a method such as photo patterning to obtain a package substrate (FIG. 3G).

特許文献1では貫通電極が有底状態で導電ペーストを充填するため、通常の印刷装置より大掛かりな装置である真空印刷装置が必要となっている。特許文献2では電気メッキで貫通電極に金属層を析出して充填するため、電気メッキのためのめっきリードが必要となり高密度化や設計上の制約がある。   In Patent Document 1, since the through electrode is filled with the conductive paste with a bottomed state, a vacuum printing apparatus that is a larger apparatus than a normal printing apparatus is required. In Patent Document 2, since a metal layer is deposited and filled on the through electrode by electroplating, a plating lead for electroplating is required, and there are restrictions on high density and design.

特開2010−103518号公報(第10頁、第5図)JP 2010-103518 A (page 10, FIG. 5) 特開2008−016819号公報(第9頁、第2図、第3図)JP 2008-016819 A (page 9, FIG. 2, FIG. 3)

そこで、本発明は、真空印刷装置のような大掛かりな装置を使わず、また高密度化の妨げとなるメッキリードを使わずに貫通電極を形成し提供することを目的とする。   Therefore, an object of the present invention is to form and provide a through electrode without using a large-scale apparatus such as a vacuum printing apparatus and without using a plating lead that hinders high density.

本発明による半導体パッケージの製造方法は、導電ペーストの充填を貫通穴状態で行うこととする。有底状態ではなく貫通穴状態であるので、真空印刷装置を使わずに通常のスクリーン印刷機で導電ペーストを充填することが出来る。また、充填すべき貫通穴の数が少ない場合ではディスペンスによる個々の貫通穴への導電ペースト滴下での充填も行うことが出来る。   In the semiconductor package manufacturing method according to the present invention, the conductive paste is filled in a through hole state. Since it is not a bottomed state but a through-hole state, the conductive paste can be filled with a normal screen printer without using a vacuum printing apparatus. In addition, when the number of through holes to be filled is small, it is possible to perform filling by dispensing conductive paste into individual through holes by dispensing.

導電ペーストは硬化する際に若干収縮する物がほとんどである。硬化収縮による貫通電極の凹みを避けるために、導電ペーストを充填する基板の厚さは目的の厚さより厚くしておき、貫通穴状態で導電ペーストを充填した後に基板の両面を研磨して基板の厚さを所望の厚さにするとともに導電ペーストを充填した貫通電極の表面を平坦化する。その後、表面に電極が形成してある別の基板と接着接合する。   Most conductive pastes shrink slightly when cured. In order to avoid dents in the through electrode due to curing shrinkage, the thickness of the substrate to be filled with the conductive paste should be thicker than the target thickness, and after filling the conductive paste in the through-hole state, both sides of the substrate should be polished and polished. The surface of the through electrode filled with the conductive paste is flattened while the thickness is set to a desired thickness. Thereafter, it is bonded and bonded to another substrate having electrodes formed on the surface.

本発明の半導体パッケージの製造方法によれば、高価で大掛かりな真空印刷装置を使うことなく貫通電極の形成が可能となる。   According to the semiconductor package manufacturing method of the present invention, it is possible to form a through electrode without using an expensive and large-scale vacuum printing apparatus.

本発明よるパッケージの製造方法を模式的に示す断面図である。It is sectional drawing which shows typically the manufacturing method of the package by this invention. 本発明よるパッケージの製造方法を模式的に示す断面図である。It is sectional drawing which shows typically the manufacturing method of the package by this invention. 従来のパッケージの製造方法を模式的に示す断面図である。It is sectional drawing which shows the manufacturing method of the conventional package typically.

本発明のパッケージの製造方法では、貫通穴に導電ペーストを充填する際に貫通穴状態でペーストを充填する。基板厚みを目的厚みよりあらかじめ厚く成型しておき、ペースト硬化後に目的の厚みまで研磨することでペーストの硬化収縮による凹みをなくすことができる。
以下、図面を参照して、本発明の実施例について説明する。
In the package manufacturing method of the present invention, the paste is filled in the through-hole state when the through-hole is filled with the conductive paste. By forming the substrate thickness to be thicker than the target thickness in advance, and polishing the paste to the target thickness after curing the paste, the dent due to the curing shrinkage of the paste can be eliminated.
Embodiments of the present invention will be described below with reference to the drawings.

本実施例の貫通電極を有する半導体素子搭載用パッケージの製造方法を図1に基づいて説明する。本実施例では基板材質としてガラスを使った例を説明する。図1(a)は基板の基となるガラス基板1の断面を示す。ガラス基板1の材質としてはいわゆるソーダガラスを用いることができる。ソーダガラスはソーダ石灰シリカガラスとも呼ばれ、成型が容易であり化学的耐久性にも優れかつ原料が入手し易く安価であるという特徴がある。次に図1(b)で、ガラス基板1を高温の状態にして軟化させ、金型2で上下からプレスする。このようにしてガラス基板1をプレス成型することで、図1(c)に示すような貫通穴3のあいたガラス基板1が得られる。貫通穴3の形状は図1(c)に示すように貫通穴3の中央部にくびれのある形状としておくと次に充填する導電ペースト4の脱落防止になる。   A method for manufacturing a package for mounting a semiconductor element having a through electrode according to this embodiment will be described with reference to FIG. In this embodiment, an example in which glass is used as a substrate material will be described. Fig.1 (a) shows the cross section of the glass substrate 1 used as the base of a board | substrate. As a material of the glass substrate 1, so-called soda glass can be used. Soda glass is also called soda-lime-silica glass, and is characterized by easy molding, excellent chemical durability, easy availability of raw materials, and low cost. Next, in FIG. 1 (b), the glass substrate 1 is softened at a high temperature, and is pressed from above and below with the mold 2. Thus, the glass substrate 1 with the through-hole 3 as shown in FIG.1 (c) is obtained by press-molding the glass substrate 1. FIG. If the shape of the through hole 3 is constricted at the center of the through hole 3 as shown in FIG. 1C, the conductive paste 4 to be filled next is prevented from falling off.

ここでガラス基板1の厚さは目的となる厚さより若干厚めに仕上げておく。次にこの貫通穴3に導電ペースト4を充填する。導電ペースト材料としては、熱硬化性樹脂の中に銀粉を分散させた銀ペースト、同じく銅粉を分散させた銅ペースト、銀をコーティングした銅粉を分散させたペースト等が使用できる。また、高温で焼成することで樹脂分が揮発してほぼ純銀が残る焼成型銀ペーストを使うこともできる。導電ペースト4の充填手段としては、多数個取りを行うためにガラス基板1の貫通穴3の数が多数の場合はメタル版を使ったスクリーン印刷法、貫通穴3の数が少数の場合はディスペンス法等を適宜選んで使うことが出来る。貫通穴3に充填した導電ペースト4を加熱硬化すると通常導電ペースト4の硬化収縮による凹み5が発生する。図1(e)に示すように目的とする厚さ6となるように凹み5のある導電ペースト4をガラス基板1とともに研磨することで図1(f)に示すような導電ペースト4による貫通電極を形成したガラス下基板7が得られる。   Here, the thickness of the glass substrate 1 is finished slightly thicker than the target thickness. Next, the conductive paste 4 is filled in the through hole 3. As the conductive paste material, a silver paste in which silver powder is dispersed in a thermosetting resin, a copper paste in which copper powder is dispersed, a paste in which copper powder coated with silver is dispersed, or the like can be used. Alternatively, a baked silver paste in which the resin component is volatilized and almost pure silver remains by baking at a high temperature can be used. As a filling means of the conductive paste 4, in order to take a large number, when the number of through holes 3 in the glass substrate 1 is large, a screen printing method using a metal plate is used. You can select and use the law as appropriate. When the conductive paste 4 filled in the through hole 3 is heat-cured, a dent 5 is usually generated due to curing shrinkage of the conductive paste 4. As shown in FIG. 1E, the conductive paste 4 having the recess 5 is polished together with the glass substrate 1 so as to have a target thickness 6, and the through electrode by the conductive paste 4 as shown in FIG. Thus, the glass lower substrate 7 on which is formed is obtained.

引き続き半導体素子8をパッケージに搭載する方法を図2に基づいて説明する。ここでは半導体素子8として受光センサ素子を用いた。貫通電極を形成した下基板7の導電ペースト4上にフタメッキ9を形成する。ここでフタメッキ9は、無電解メッキとする。具体的には、前記下基板7にパラジウムを主とする触媒を含む溶液に浸漬し、適度に洗浄することでガラス上のパラジウム触媒が洗い落とされ導電ペースト4上のみに残すことができる。常法に従って無電解ニッケルメッキ、無電解金メッキを行い、ニッケルメッキ層と金メッキ層からなるフタメッキを形成することができる。このような無電解メッキを用いることで、フォトパターニングなどの方法を用いることなく図2(b)に示すような導電ペースト4上のみのフタメッキ9を作製することができる。なおフタメッキの材質はニッケルと金に限定されることなく、クロム、銅、銀などの金属も用いることができる。   Next, a method of mounting the semiconductor element 8 on the package will be described with reference to FIG. Here, a light receiving sensor element is used as the semiconductor element 8. A lid plating 9 is formed on the conductive paste 4 of the lower substrate 7 on which the through electrode is formed. Here, the lid plating 9 is electroless plating. Specifically, the palladium catalyst on the glass is washed away by leaving the lower substrate 7 immersed in a solution containing a catalyst mainly containing palladium, and washed appropriately, so that it can remain only on the conductive paste 4. According to a conventional method, electroless nickel plating and electroless gold plating can be performed to form a lid plating composed of a nickel plating layer and a gold plating layer. By using such electroless plating, it is possible to produce the lid plating 9 only on the conductive paste 4 as shown in FIG. 2B without using a method such as photo patterning. The material of the lid plating is not limited to nickel and gold, and metals such as chromium, copper, and silver can also be used.

次に半導体素子8を乗せるフタ側基板10について説明する。図2(c)に示すようにフタ側基板10は、中央に別素材のガラスを埋め込んだ窓11を有する。またフタ側基板10の表面には半導体素子8を接続する電極12が形成してある。前述したように半導体素子8は受光センサ素子であるので、光に感応する受光面13が能動面上に存在する。半導体素子8の受光面13を窓11に対向する位置に合わせて、半導体素子8をフタ側基板10上の電極12にフェイスダウン実装する。前記別素材のガラスを窓11として受光面13を外部へ向けることができる。フタ側基板10の材質としては、受光面13への迷光を避けるために黒色の顔料を分散した黒色ソーダガラス等の遮光性を有する材料を用いることが望ましい。   Next, the lid side substrate 10 on which the semiconductor element 8 is placed will be described. As shown in FIG. 2C, the lid side substrate 10 has a window 11 in which glass of another material is embedded in the center. An electrode 12 for connecting the semiconductor element 8 is formed on the surface of the lid side substrate 10. As described above, since the semiconductor element 8 is a light receiving sensor element, the light receiving surface 13 sensitive to light exists on the active surface. The semiconductor element 8 is face-down mounted on the electrode 12 on the lid side substrate 10 with the light receiving surface 13 of the semiconductor element 8 aligned with the position facing the window 11. The light receiving surface 13 can be directed to the outside using the glass of the different material as the window 11. As a material for the lid-side substrate 10, it is desirable to use a light-shielding material such as black soda glass in which a black pigment is dispersed in order to avoid stray light on the light receiving surface 13.

一般に半導体素子の受光面は、赤外線領域から可視光線領域を挟み紫外線領域までの広い波長域に感度を持っている。窓11となる別素材のガラスは受光センサの目的によって種々選定できる。赤外カット及び紫外カットの特性のある緑色ガラス(例えばリン酸塩系ガラス)を窓11として埋め込むことで視感度補正することができ、照度センサデバイスとなる。赤外域を透過し可視域から紫外域をカットするガラスを窓11として埋め込むことで赤外線センサ、同様に赤外域から可視光域をカットするガラスを窓11として埋め込むことで紫外線センサとすることができる。   In general, the light receiving surface of a semiconductor element has sensitivity in a wide wavelength range from the infrared region to the ultraviolet region across the visible light region. Various glass materials for the window 11 can be selected depending on the purpose of the light receiving sensor. Visibility can be corrected by embedding green glass (for example, phosphate-based glass) having infrared cut and ultraviolet cut characteristics as the window 11 to provide an illuminance sensor device. An infrared sensor can be formed by embedding glass that transmits the infrared region and cuts the ultraviolet region from the visible region as the window 11, and similarly, an ultraviolet sensor can be formed by embedding the glass that cuts the visible light region from the infrared region as the window 11. .

貫通電極を形成したガラス下基板7と半導体素子8をフェイスダウン実装したフタ側基板10を接着剤14によって貼り合わせる。接着剤14には導電性の粒子15が1%乃至5%程度混合してある。接着剤14としては熱硬化性のエポキシ樹脂や紫外線硬化性のアクリル樹脂が使用できる。導電性の粒子としては、ニッケルや銅、銀などの金属粒子、樹脂ボールにニッケルメッキと金メッキを重ねた粒子、樹脂ボールにニッケルメッキのみを施した粒子などが用いられる。該粒子15の大きさは直径が1μmから10μm程度、望ましくは4μmから7μm程度が良い。これは粒子15が接着剤14の硬化時厚さを決めるスペーサの役割を担うためである。接着剤層は厚すぎても薄すぎても強度の面で好ましくない。該粒子15によってフタ側基板10の電極12と下基板7のフタメッキ9を電気的に接続でき、半導体素子8を搭載したパッケージ16が得られる。   The lower glass substrate 7 on which the through electrode is formed and the lid side substrate 10 on which the semiconductor element 8 is mounted face down are bonded together with an adhesive 14. The adhesive 14 is mixed with about 1% to 5% of conductive particles 15. As the adhesive 14, a thermosetting epoxy resin or an ultraviolet curable acrylic resin can be used. Examples of the conductive particles include metal particles such as nickel, copper, and silver, particles obtained by superposing nickel plating and gold plating on resin balls, and particles obtained by applying only nickel plating to resin balls. The particle 15 has a diameter of about 1 μm to 10 μm, preferably about 4 μm to 7 μm. This is because the particles 15 serve as spacers that determine the thickness of the adhesive 14 when cured. If the adhesive layer is too thick or too thin, it is not preferable in terms of strength. The electrode 15 of the lid side substrate 10 and the lid plating 9 of the lower substrate 7 can be electrically connected by the particles 15, and a package 16 on which the semiconductor element 8 is mounted is obtained.

貫通電極を有する半導体素子搭載用パッケージを容易に作製することができ、電子機器の小型軽量化に貢献できる。   A package for mounting a semiconductor element having a through electrode can be easily manufactured, which can contribute to reduction in size and weight of an electronic device.

1 ガラス基板
2 金型
3 貫通穴
4 導電ペースト
7 ガラス下基板
8 半導体素子
9 フタメッキ
10 フタ側基板
11 窓
12 電極
13 受光面
14 接着剤
15 導電粒子
16 パッケージ
DESCRIPTION OF SYMBOLS 1 Glass substrate 2 Mold 3 Through-hole 4 Conductive paste 7 Glass lower substrate 8 Semiconductor element 9 Lid plating 10 Lid side substrate 11 Window 12 Electrode 13 Light-receiving surface 14 Adhesive 15 Conductive particle 16 Package

Claims (3)

半導体素子が搭載されたフタ側基板と、前記フタ側基板と接着されたガラス下基板とからなる半導体素子搭載用パッケージにおいて、
前記ガラス下基板の厚み方向に貫通し中央部がくびれた形状を有する貫通孔と、
前記貫通孔内に充填された導電ペーストからなる貫通電極と、
前記貫通電極の表面に形成されたメッキ部と、
前記フタ側基板と前記ガラス下基板間に設けられた導電粒子を有する接着剤と、
からなることを特徴とする半導体素子搭載用パッケージ。
In a semiconductor element mounting package comprising a lid side substrate on which a semiconductor element is mounted and a glass lower substrate bonded to the lid side substrate,
A through-hole having a shape with a constricted central portion penetrating in the thickness direction of the lower glass substrate;
A through electrode made of a conductive paste filled in the through hole;
A plated portion formed on the surface of the through electrode;
An adhesive having conductive particles provided between the lid side substrate and the glass lower substrate;
A package for mounting a semiconductor element, comprising:
半導体素子が搭載されたフタ側基板と、前記フタ側基板と接着されたガラス下基板とからなる半導体素子搭載用パッケージの製造方法において、
前記ガラス下基板に貫通穴を形成する工程と、
該貫通穴に導電ペーストを充填する工程、該導電ペーストを硬化する工程、前記基板を所定の厚さに研磨する工程、前記導電ペースト上にメッキを行う工程とを順に行うことを特徴とする半導体素子搭載用パッケージの製造方法。
In a method for manufacturing a semiconductor element mounting package comprising a lid side substrate on which a semiconductor element is mounted and a glass lower substrate bonded to the lid side substrate,
Forming a through hole in the lower glass substrate;
A semiconductor comprising: a step of filling the through hole with a conductive paste; a step of curing the conductive paste; a step of polishing the substrate to a predetermined thickness; and a step of plating on the conductive paste. A method for manufacturing an element mounting package.
前記貫通穴が、前記ガラス下基板の厚み方向に貫通し中央部にくびれを有することを特徴とする請求項2記載の半導体素子搭載用パッケージの製造方法。   3. The method of manufacturing a package for mounting a semiconductor element according to claim 2, wherein the through hole penetrates in the thickness direction of the lower glass substrate and has a constriction at the center.
JP2011255089A 2011-11-22 2011-11-22 Semiconductor element mounting package and manufacturing method of the same Withdrawn JP2013110307A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2011255089A JP2013110307A (en) 2011-11-22 2011-11-22 Semiconductor element mounting package and manufacturing method of the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2011255089A JP2013110307A (en) 2011-11-22 2011-11-22 Semiconductor element mounting package and manufacturing method of the same

Publications (1)

Publication Number Publication Date
JP2013110307A true JP2013110307A (en) 2013-06-06

Family

ID=48706772

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2011255089A Withdrawn JP2013110307A (en) 2011-11-22 2011-11-22 Semiconductor element mounting package and manufacturing method of the same

Country Status (1)

Country Link
JP (1) JP2013110307A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015125565A1 (en) * 2014-02-18 2015-08-27 セイコーインスツル株式会社 Light sensor

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2015125565A1 (en) * 2014-02-18 2015-08-27 セイコーインスツル株式会社 Light sensor
KR20160122720A (en) * 2014-02-18 2016-10-24 에스아이아이 세미컨덕터 가부시키가이샤 Light sensor
US9691914B2 (en) 2014-02-18 2017-06-27 Sii Semiconductor Corporation Optical sensor device
KR102180504B1 (en) * 2014-02-18 2020-11-18 에이블릭 가부시키가이샤 Light sensor

Similar Documents

Publication Publication Date Title
TWI556699B (en) Conductive film and manufacturing method thereof
KR100683097B1 (en) Multilayer ceramic electronic part, circuit board and method for producing ceramic green sheet used for manufacturing those part and circuit board
US8933386B2 (en) Optical sensor device and method of manufacturing the same
CN109863594A (en) Encapsulation semiconductor device with grained matte surface
JP2003530771A (en) Named element
TWI679107B (en) Sheet material, metal mesh, wiring substrate, display device and method for manufacturing thereof
JP2010153742A (en) Substrate with through electrode, light emitting device, and method of manufacturing substrate with through electrode
TW201123326A (en) Method of manufacturing substrate for flip chip and substrate for flip chip manufactured using the same
JP2024057090A (en) Through electrode board, wiring board, and method for manufacturing wiring board
JP2010118633A (en) Printed circuit board having buried solder bump and manufacturing method therefor
CN101785099B (en) Electronic component
JP2013110307A (en) Semiconductor element mounting package and manufacturing method of the same
JP2004253771A (en) Method for manufacturing ceramic green sheet and method for manufacturing electronic part using ceramic green sheet
JP4683049B2 (en) Printed wiring board with built-in resistor
KR20140037635A (en) Circuit board produced filled with a conductive paste
JP2006278756A (en) Package for piezoelectric vibrator storage and piezoelectric device
KR20170045075A (en) Finger Print Sensor Module
KR20210053596A (en) Recessed stretchable electrode and manufacturing method
US11942465B2 (en) Embedded structure, manufacturing method thereof and substrate
TWI538580B (en) Interposer and manufacturing method same
CN102340935A (en) Circuit board and method and system for manufacturing circuit board bumps
JP2007059746A (en) Electronic component storage package and electronic apparatus
JP2011009288A (en) Substrate built-in chip resistor and method of manufacturing the same
JP2009016371A (en) Method of manufacturing module with shield function
JP6509529B2 (en) Wiring board and method of manufacturing the same

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20140911

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20150622

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20150721

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20150916