JP2012134314A5 - - Google Patents

Download PDF

Info

Publication number
JP2012134314A5
JP2012134314A5 JP2010284837A JP2010284837A JP2012134314A5 JP 2012134314 A5 JP2012134314 A5 JP 2012134314A5 JP 2010284837 A JP2010284837 A JP 2010284837A JP 2010284837 A JP2010284837 A JP 2010284837A JP 2012134314 A5 JP2012134314 A5 JP 2012134314A5
Authority
JP
Japan
Prior art keywords
detection
wiring board
opening
detection pattern
wiring
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2010284837A
Other languages
Japanese (ja)
Other versions
JP2012134314A (en
JP5547625B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2010284837A priority Critical patent/JP5547625B2/en
Priority claimed from JP2010284837A external-priority patent/JP5547625B2/en
Publication of JP2012134314A publication Critical patent/JP2012134314A/en
Publication of JP2012134314A5 publication Critical patent/JP2012134314A5/ja
Application granted granted Critical
Publication of JP5547625B2 publication Critical patent/JP5547625B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Description

本発明の一観点によれば、配線基板と、前記配線基板面に搭載される電子部品が電気的に接続されるパッドと、位置ずれ検出用の検出パターンとを含む配線層と、前記配線層を覆うように形成されるソルダーレジスト膜とを備えた配線基板であって、前記ソルダーレジスト膜は、該ソルダーレジスト膜の位置ずれを検出する位置ずれ検出用開口部と、前記パッドを露出するパッド用開口部とを有し、前記検出パターン及び前記位置ずれ検出用開口部をそれぞれ複数設け、前記各検出パターンを、前記位置ずれ検出用開口部の外周側に枠状に形成するとともに、前記各検出パターンと前記位置ずれ検出用開口部の開口縁との間隔をそれぞれ異なる間隔とし、前記位置ずれ検出用開口部から前記検出パターンを確認することで、前記ソルダーレジスト膜の位置ずれを検出する。 According to one aspect of the present invention, a wiring layer including a wiring board, a pad to which an electronic component mounted on the wiring board surface is electrically connected, a detection pattern for detecting misalignment, and the wiring layer A solder resist film formed so as to cover the solder resist film, wherein the solder resist film includes a misalignment detection opening for detecting misalignment of the solder resist film, and a pad exposing the pad. A plurality of detection patterns and a plurality of position detection openings, and each detection pattern is formed in a frame shape on the outer periphery of the position detection opening. the distance between the detection pattern and the opening edge of the positional deviation detecting opening and different intervals, by checking the detection pattern from the positional deviation detecting opening, said Sorudareji Detecting the positional deviation of bets film.

Claims (5)

配線基板と、
前記配線基板上に搭載される電子部品を電気的に接続するパッドと、位置ずれ検出用の検出パターンとを含む配線層と、
前記配線層を覆うように形成されるソルダーレジスト膜と
を備えた配線基板であって、
前記ソルダーレジスト膜は、該ソルダーレジスト膜の位置ずれを検出する位置ずれ検出用開口部と、前記パッドを露出するパッド用開口部とを有し、
前記検出パターン及び前記位置ずれ検出用開口部をそれぞれ複数設け、前記検出パターン、前記位置ずれ検出用開口部の外周側に枠状に形成するとともに前記各検出パターンと前記位置ずれ検出用開口部の開口縁との間隔をそれぞれ異なる間隔とし、前記位置ずれ検出用開口部から前記検出パターンを確認することで、前記ソルダーレジスト膜の位置ずれを検出することを特徴とする配線基板。
A wiring board;
A wiring layer including a pad for electrically connecting electronic components mounted on the wiring board, and a detection pattern for detecting misalignment;
A wiring board provided with a solder resist film formed so as to cover the wiring layer,
The solder resist film has a misregistration detection opening for detecting misregistration of the solder resist film, and a pad opening for exposing the pad,
A plurality said detection pattern and the positional deviation detecting openings respectively, the respective detection patterns, and forming a frame shape on the outer peripheral side of the position displacement detection aperture, the for the positional deviation detection and the detection pattern A wiring board characterized in that a positional shift of the solder resist film is detected by setting different intervals between the opening and the opening edge and confirming the detection pattern from the positional shift detection opening.
前記位置ずれ検出用開口部からアライメントマークが露出していることを特徴とする請求項1記載の配線基板。  The wiring board according to claim 1, wherein an alignment mark is exposed from the misalignment detection opening. 前記配線層は、前記パッドに表面めっき層を形成するためのめっき給電層を含み、前記検出パターンは前記めっき給電層と電気的に接続されていることを特徴とする請求項1又は2記載の配線基板。 Wherein the wiring layer includes a plating power feeding layer for forming the surface plated layer on the pad, the detection pattern according to claim 1 or 2, characterized in that it is electrically connected to the plating power-supply layer Wiring board. 前記アライメントマークは前記検出パターン及びめっき給電層と交差して電気的に接続されていることを特徴とする請求項3記載の配線基板。  The wiring board according to claim 3, wherein the alignment mark is electrically connected across the detection pattern and the plating power feeding layer. 前記配線基板が多数形成されるシートの周囲の余白部に、前記検出パターンを形成したことを特徴とする請求項1乃至4のいずれか1項に記載の配線基板。  The wiring board according to claim 1, wherein the detection pattern is formed in a blank portion around a sheet on which a large number of the wiring boards are formed.
JP2010284837A 2010-12-21 2010-12-21 Method for detecting misalignment of wiring board and solder resist film Active JP5547625B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2010284837A JP5547625B2 (en) 2010-12-21 2010-12-21 Method for detecting misalignment of wiring board and solder resist film

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2010284837A JP5547625B2 (en) 2010-12-21 2010-12-21 Method for detecting misalignment of wiring board and solder resist film

Publications (3)

Publication Number Publication Date
JP2012134314A JP2012134314A (en) 2012-07-12
JP2012134314A5 true JP2012134314A5 (en) 2013-09-19
JP5547625B2 JP5547625B2 (en) 2014-07-16

Family

ID=46649570

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010284837A Active JP5547625B2 (en) 2010-12-21 2010-12-21 Method for detecting misalignment of wiring board and solder resist film

Country Status (1)

Country Link
JP (1) JP5547625B2 (en)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6016189B2 (en) * 2011-09-08 2016-10-26 株式会社リコー Package member and optical device

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0644669B2 (en) * 1987-10-31 1994-06-08 イビデン株式会社 Printed wiring board for mounting surface mount components
JPH0529171U (en) * 1991-09-24 1993-04-16 富山日本電気株式会社 Printed wiring board
JP2000357848A (en) * 1999-06-15 2000-12-26 Kyocera Corp Wiring board
JP4721651B2 (en) * 2004-04-14 2011-07-13 株式会社 日立ディスプレイズ Display device
JP5046625B2 (en) * 2006-11-28 2012-10-10 京セラ株式会社 Multiple wiring board

Similar Documents

Publication Publication Date Title
JP2011060925A5 (en)
WO2012157985A3 (en) Camera module
JP2019180621A5 (en)
WO2009069683A1 (en) Method for manufacturing multilayer printed wiring board
CN106817841B (en) soft and hard combined circuit board and manufacturing method thereof
JP2007208200A5 (en)
JP2012500455A5 (en)
JP2017516308A5 (en)
CN105555014B (en) Printed circuit board, the method and module for manufacturing printed circuit board
KR102158068B1 (en) Embedded printed circuit substrate
JP2019212659A5 (en)
TW200709244A (en) Key sheet module
WO2012087072A3 (en) Printed circuit board and method for manufacturing same
JP2012248791A5 (en) Flexible printed circuit board having connector connection
EP2192653A3 (en) Surface-mounted antenna on a printed circuit board, and manufacturing method thereof
JP2015195272A5 (en)
JP2012134314A5 (en)
JP2007157929A (en) Wiring circuit board
JP2011181642A5 (en)
JP2006196835A (en) Mounting board and camera module provided therewith
WO2011127867A3 (en) Multi-layer circuit board and manufacturing method thereof
JP2014154580A5 (en)
TWM390634U (en) Flexible circuit board
US8592690B2 (en) Circuit board having circumferential shielding layer
JP2011086838A (en) Electronic apparatus, and method of mounting circuit board used for the same