JP2011508338A5 - - Google Patents

Download PDF

Info

Publication number
JP2011508338A5
JP2011508338A5 JP2010540662A JP2010540662A JP2011508338A5 JP 2011508338 A5 JP2011508338 A5 JP 2011508338A5 JP 2010540662 A JP2010540662 A JP 2010540662A JP 2010540662 A JP2010540662 A JP 2010540662A JP 2011508338 A5 JP2011508338 A5 JP 2011508338A5
Authority
JP
Japan
Prior art keywords
processing
block
state
global
command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2010540662A
Other languages
English (en)
Japanese (ja)
Other versions
JP2011508338A (ja
JP5379810B2 (ja
Filing date
Publication date
Priority claimed from US12/341,028 external-priority patent/US8826294B2/en
Application filed filed Critical
Publication of JP2011508338A publication Critical patent/JP2011508338A/ja
Publication of JP2011508338A5 publication Critical patent/JP2011508338A5/ja
Application granted granted Critical
Publication of JP5379810B2 publication Critical patent/JP5379810B2/ja
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2010540662A 2007-12-26 2008-12-23 グラフィックスパイプラインのための効率的な状態管理 Active JP5379810B2 (ja)

Applications Claiming Priority (5)

Application Number Priority Date Filing Date Title
US1674607P 2007-12-26 2007-12-26
US61/016,746 2007-12-26
US12/341,028 US8826294B2 (en) 2007-12-26 2008-12-22 Efficient state management system
US12/341,028 2008-12-22
PCT/US2008/014011 WO2009085264A1 (en) 2007-12-26 2008-12-23 Efficient state management for a graphics pipeline

Publications (3)

Publication Number Publication Date
JP2011508338A JP2011508338A (ja) 2011-03-10
JP2011508338A5 true JP2011508338A5 (enExample) 2012-02-16
JP5379810B2 JP5379810B2 (ja) 2013-12-25

Family

ID=40800308

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010540662A Active JP5379810B2 (ja) 2007-12-26 2008-12-23 グラフィックスパイプラインのための効率的な状態管理

Country Status (6)

Country Link
US (1) US8826294B2 (enExample)
EP (1) EP2232447B1 (enExample)
JP (1) JP5379810B2 (enExample)
KR (1) KR101574275B1 (enExample)
CN (1) CN101918982B (enExample)
WO (1) WO2009085264A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US9147224B2 (en) * 2011-11-11 2015-09-29 Nvidia Corporation Method for handling state transitions in a network of virtual processing nodes
CN104484173B (zh) * 2014-12-12 2017-10-27 北京国双科技有限公司 基于TPL Dataflow的状态监控方法及装置
CN106921646B (zh) * 2016-07-26 2020-11-20 创新先进技术有限公司 业务处理方法及装置
US10430990B2 (en) * 2017-09-20 2019-10-01 Intel Corporation Pixel compression mechanism
US20240378790A1 (en) * 2023-05-09 2024-11-14 Advanced Micro Devices, Inc. Pipelined graphics state management

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69635066T2 (de) 1995-06-06 2006-07-20 Hewlett-Packard Development Co., L.P., Houston Unterbrechungsschema zum Aktualisieren eines Lokalspeichers
US6343309B1 (en) 1996-09-30 2002-01-29 International Business Machines Corporaton Method and apparatus for parallelizing a graphics pipeline
US5920326A (en) * 1997-05-30 1999-07-06 Hewlett Packard Company Caching and coherency control of multiple geometry accelerators in a computer graphics system
US6091422A (en) * 1998-04-03 2000-07-18 Avid Technology, Inc. System for editing complex visual data providing a continuously updated rendering
JP3338673B2 (ja) 1999-09-07 2002-10-28 株式会社マルチターム ３次元仮想空間共有マルチユーザーシステム
US6411301B1 (en) * 1999-10-28 2002-06-25 Nintendo Co., Ltd. Graphics system interface
US6452600B1 (en) * 1999-10-28 2002-09-17 Nintendo Co., Ltd. Graphics system interface
US6462743B1 (en) * 1999-12-21 2002-10-08 Ati International Srl Pipeline processing system and method
JP2001236221A (ja) 2000-02-21 2001-08-31 Keisuke Shindo マルチスレッドを利用するパイプライン並列プロセッサ
US7162716B2 (en) 2001-06-08 2007-01-09 Nvidia Corporation Software emulator for optimizing application-programmable vertex processing
GB0425204D0 (en) 2004-11-15 2004-12-15 Falanx Microsystems As Processing of 3-dimensional graphics
US7586492B2 (en) 2004-12-20 2009-09-08 Nvidia Corporation Real-time display post-processing using programmable hardware
US7580040B2 (en) * 2005-11-10 2009-08-25 Via Technologies, Inc. Interruptible GPU and method for processing multiple contexts and runlists

Similar Documents

Publication Publication Date Title
WO2012166531A3 (en) Apparatus including memory system controllers and related methods
WO2010013189A3 (en) Data processing circuit with arbitration between a plurality of queues
JP2011501173A5 (enExample)
IL201232A0 (en) Data structure, system and method for knowledge navigation and discovery
WO2008009986A3 (en) Aggregated management system
WO2013177310A3 (en) Offloading of computation for rack level servers and corresponding methods and systems
WO2015044696A3 (en) Computer architecture and processing method
JP2011508338A5 (enExample)
WO2009137026A3 (en) Arrangement for managing data center operations to increase cooling efficiency
WO2008153057A1 (ja) マルチプロセッサシステム及びその制御方法
JP2012533796A5 (enExample)
EP2487639A4 (en) Information management device, data processing method thereof, and computer program
JP2014512582A5 (enExample)
WO2008021414A3 (en) Event-based bandwidth allocation mode switching method and apparatus
WO2012068504A3 (en) Method and apparatus for moving data
WO2007022364A3 (en) Change audit method, apparatus and system
WO2010042521A3 (en) Memory apparatus, systems and methods
DE502005004657D1 (de) Redundantes datenbussystem
TW200617680A (en) Establishing command order in an out of order DMA command queue
JP2014506362A5 (enExample)
EP1818795A3 (en) Storage system, data processing method and storage apparatus
WO2008155124A3 (en) Load balancing
WO2010036656A3 (en) Directing data units to a core supporting tasks
WO2009047502A3 (en) Improved method of creating a computer model of the physical world
EP3007021A3 (en) Distributed arbitration system and method of arbitrating ownership of a first process control entity over a second process control entitiy