CN101918982B - 图形流水线的有效状态管理 - Google Patents
图形流水线的有效状态管理 Download PDFInfo
- Publication number
- CN101918982B CN101918982B CN200880122341.9A CN200880122341A CN101918982B CN 101918982 B CN101918982 B CN 101918982B CN 200880122341 A CN200880122341 A CN 200880122341A CN 101918982 B CN101918982 B CN 101918982B
- Authority
- CN
- China
- Prior art keywords
- module
- processing module
- state
- global state
- status
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Active
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T1/00—General purpose image data processing
- G06T1/20—Processor architectures; Processor configuration, e.g. pipelining
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06T—IMAGE DATA PROCESSING OR GENERATION, IN GENERAL
- G06T15/00—3D [Three Dimensional] image rendering
- G06T15/005—General purpose rendering architectures
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/461—Saving or restoring of program or task context
- G06F9/462—Saving or restoring of program or task context with multiple register sets
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Software Systems (AREA)
- Computer Graphics (AREA)
- General Engineering & Computer Science (AREA)
- Image Generation (AREA)
- Image Processing (AREA)
- Advance Control (AREA)
Applications Claiming Priority (5)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US1674607P | 2007-12-26 | 2007-12-26 | |
| US61/016,746 | 2007-12-26 | ||
| US12/341,028 | 2008-12-22 | ||
| US12/341,028 US8826294B2 (en) | 2007-12-26 | 2008-12-22 | Efficient state management system |
| PCT/US2008/014011 WO2009085264A1 (en) | 2007-12-26 | 2008-12-23 | Efficient state management for a graphics pipeline |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN101918982A CN101918982A (zh) | 2010-12-15 |
| CN101918982B true CN101918982B (zh) | 2015-01-21 |
Family
ID=40800308
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CN200880122341.9A Active CN101918982B (zh) | 2007-12-26 | 2008-12-23 | 图形流水线的有效状态管理 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US8826294B2 (enExample) |
| EP (1) | EP2232447B1 (enExample) |
| JP (1) | JP5379810B2 (enExample) |
| KR (1) | KR101574275B1 (enExample) |
| CN (1) | CN101918982B (enExample) |
| WO (1) | WO2009085264A1 (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US9147224B2 (en) * | 2011-11-11 | 2015-09-29 | Nvidia Corporation | Method for handling state transitions in a network of virtual processing nodes |
| CN104484173B (zh) * | 2014-12-12 | 2017-10-27 | 北京国双科技有限公司 | 基于TPL Dataflow的状态监控方法及装置 |
| CN106921646B (zh) * | 2016-07-26 | 2020-11-20 | 创新先进技术有限公司 | 业务处理方法及装置 |
| US10430990B2 (en) * | 2017-09-20 | 2019-10-01 | Intel Corporation | Pixel compression mechanism |
| US20240378790A1 (en) * | 2023-05-09 | 2024-11-14 | Advanced Micro Devices, Inc. | Pipelined graphics state management |
Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5920326A (en) * | 1997-05-30 | 1999-07-06 | Hewlett Packard Company | Caching and coherency control of multiple geometry accelerators in a computer graphics system |
| US6462743B1 (en) * | 1999-12-21 | 2002-10-08 | Ati International Srl | Pipeline processing system and method |
| CN101057261A (zh) * | 2004-11-15 | 2007-10-17 | Arm挪威股份有限公司 | 三维图形处理 |
Family Cites Families (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE69635066T2 (de) | 1995-06-06 | 2006-07-20 | Hewlett-Packard Development Co., L.P., Houston | Unterbrechungsschema zum Aktualisieren eines Lokalspeichers |
| US6343309B1 (en) | 1996-09-30 | 2002-01-29 | International Business Machines Corporaton | Method and apparatus for parallelizing a graphics pipeline |
| US6091422A (en) | 1998-04-03 | 2000-07-18 | Avid Technology, Inc. | System for editing complex visual data providing a continuously updated rendering |
| JP3338673B2 (ja) | 1999-09-07 | 2002-10-28 | 株式会社マルチターム | 3次元仮想空間共有マルチユーザーシステム |
| US6452600B1 (en) * | 1999-10-28 | 2002-09-17 | Nintendo Co., Ltd. | Graphics system interface |
| US6411301B1 (en) * | 1999-10-28 | 2002-06-25 | Nintendo Co., Ltd. | Graphics system interface |
| JP2001236221A (ja) | 2000-02-21 | 2001-08-31 | Keisuke Shindo | マルチスレッドを利用するパイプライン並列プロセッサ |
| US7162716B2 (en) | 2001-06-08 | 2007-01-09 | Nvidia Corporation | Software emulator for optimizing application-programmable vertex processing |
| US7586492B2 (en) | 2004-12-20 | 2009-09-08 | Nvidia Corporation | Real-time display post-processing using programmable hardware |
| US7580040B2 (en) | 2005-11-10 | 2009-08-25 | Via Technologies, Inc. | Interruptible GPU and method for processing multiple contexts and runlists |
-
2008
- 2008-12-22 US US12/341,028 patent/US8826294B2/en active Active
- 2008-12-23 KR KR1020107016295A patent/KR101574275B1/ko active Active
- 2008-12-23 JP JP2010540662A patent/JP5379810B2/ja active Active
- 2008-12-23 WO PCT/US2008/014011 patent/WO2009085264A1/en not_active Ceased
- 2008-12-23 EP EP08866336.4A patent/EP2232447B1/en active Active
- 2008-12-23 CN CN200880122341.9A patent/CN101918982B/zh active Active
Patent Citations (3)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5920326A (en) * | 1997-05-30 | 1999-07-06 | Hewlett Packard Company | Caching and coherency control of multiple geometry accelerators in a computer graphics system |
| US6462743B1 (en) * | 1999-12-21 | 2002-10-08 | Ati International Srl | Pipeline processing system and method |
| CN101057261A (zh) * | 2004-11-15 | 2007-10-17 | Arm挪威股份有限公司 | 三维图形处理 |
Also Published As
| Publication number | Publication date |
|---|---|
| KR101574275B1 (ko) | 2015-12-04 |
| EP2232447A1 (en) | 2010-09-29 |
| EP2232447B1 (en) | 2019-05-08 |
| US8826294B2 (en) | 2014-09-02 |
| JP2011508338A (ja) | 2011-03-10 |
| WO2009085264A1 (en) | 2009-07-09 |
| JP5379810B2 (ja) | 2013-12-25 |
| KR20100102176A (ko) | 2010-09-20 |
| CN101918982A (zh) | 2010-12-15 |
| US20090172677A1 (en) | 2009-07-02 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| CN102648450B (zh) | 用于并行命令列表生成的硬件 | |
| US7737983B2 (en) | GPU pipeline multiple level synchronization controller processor and method | |
| US9342857B2 (en) | Techniques for locally modifying draw calls | |
| CN101739357B (zh) | 多类数据高速缓存策略 | |
| US8760455B2 (en) | Restart index that sets a topology | |
| CN101261729B (zh) | 在分布式图形处理单元内管理多重执行绪的系统与方法 | |
| US9921873B2 (en) | Controlling work distribution for processing tasks | |
| US7870350B1 (en) | Write buffer for read-write interlocks | |
| US9798543B2 (en) | Fast mapping table register file allocation algorithm for SIMT processors | |
| KR102682383B1 (ko) | 그래픽 컨텍스트 바운싱 | |
| CN101918982B (zh) | 图形流水线的有效状态管理 | |
| US20140173606A1 (en) | Streaming processing of short read alignment algorithms | |
| CN103207810A (zh) | 计算任务状态封装 | |
| WO2023173642A1 (zh) | 指令调度的方法、处理电路和电子设备 | |
| US20090235047A1 (en) | Computer system for electronic data processing | |
| US8656093B1 (en) | Supporting late DRAM bank hits | |
| CN106683162A (zh) | 一种面向嵌入式GPU多着色器结构的后置顶点Cache设计方法 | |
| US8375178B2 (en) | Memory page eviction based on present system operation | |
| US20200264891A1 (en) | Constant scalar register architecture for acceleration of delay sensitive algorithm | |
| US8593465B2 (en) | Handling of extra contexts for shader constants | |
| US10114650B2 (en) | Pessimistic dependency handling based on storage regions | |
| US9147224B2 (en) | Method for handling state transitions in a network of virtual processing nodes | |
| US20240378790A1 (en) | Pipelined graphics state management | |
| US20250199688A1 (en) | Compacted memory transactions for local data shares | |
| US10769746B2 (en) | Data alignment and formatting for graphics processing unit |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant |