JP2010537265A5 - - Google Patents

Download PDF

Info

Publication number
JP2010537265A5
JP2010537265A5 JP2010520524A JP2010520524A JP2010537265A5 JP 2010537265 A5 JP2010537265 A5 JP 2010537265A5 JP 2010520524 A JP2010520524 A JP 2010520524A JP 2010520524 A JP2010520524 A JP 2010520524A JP 2010537265 A5 JP2010537265 A5 JP 2010537265A5
Authority
JP
Japan
Prior art keywords
cache
slice
level cache
level
bits
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2010520524A
Other languages
English (en)
Japanese (ja)
Other versions
JP2010537265A (ja
JP5241838B2 (ja
Filing date
Publication date
Priority claimed from US11/839,663 external-priority patent/US8433851B2/en
Application filed filed Critical
Publication of JP2010537265A publication Critical patent/JP2010537265A/ja
Publication of JP2010537265A5 publication Critical patent/JP2010537265A5/ja
Application granted granted Critical
Publication of JP5241838B2 publication Critical patent/JP5241838B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2010520524A 2007-08-16 2008-07-29 キャッシュ・セクタを割り振るためのシステムおよび方法（キャッシュ・セクタの割り振り） Expired - Fee Related JP5241838B2 (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US11/839,663 2007-08-16
US11/839,663 US8433851B2 (en) 2007-08-16 2007-08-16 Reducing wiring congestion in a cache subsystem utilizing sectored caches with discontiguous addressing
PCT/EP2008/059902 WO2009021835A1 (en) 2007-08-16 2008-07-29 Cache sector allocation

Publications (3)

Publication Number Publication Date
JP2010537265A JP2010537265A (ja) 2010-12-02
JP2010537265A5 true JP2010537265A5 (enExample) 2012-08-09
JP5241838B2 JP5241838B2 (ja) 2013-07-17

Family

ID=39748508

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2010520524A Expired - Fee Related JP5241838B2 (ja) 2007-08-16 2008-07-29 キャッシュ・セクタを割り振るためのシステムおよび方法（キャッシュ・セクタの割り振り）

Country Status (7)

Country Link
US (1) US8433851B2 (enExample)
EP (1) EP2179361B1 (enExample)
JP (1) JP5241838B2 (enExample)
KR (1) KR101190403B1 (enExample)
CN (1) CN101784994B (enExample)
AT (1) ATE544115T1 (enExample)
WO (1) WO2009021835A1 (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2012135041A2 (en) * 2011-03-25 2012-10-04 Soft Machines, Inc. Register file segments for supporting code block execution by using virtual cores instantiated by partitionable engines
CN108108188B (zh) 2011-03-25 2022-06-28 英特尔公司 用于通过使用由可分区引擎实例化的虚拟核来支持代码块执行的存储器片段
US8645404B2 (en) * 2011-10-21 2014-02-04 International Business Machines Corporation Memory pattern searching via displaced-read memory addressing
US8954672B2 (en) * 2012-03-12 2015-02-10 Advanced Micro Devices, Inc. System and method for cache organization in row-based memories
KR101858159B1 (ko) 2012-05-08 2018-06-28 삼성전자주식회사 멀티-ｃｐｕ 시스템과 이를 포함하는 컴퓨팅 시스템
US8862828B2 (en) * 2012-06-28 2014-10-14 Intel Corporation Sub-numa clustering
US10073779B2 (en) 2012-12-28 2018-09-11 Intel Corporation Processors having virtually clustered cores and cache slices
WO2014151043A1 (en) 2013-03-15 2014-09-25 Soft Machines, Inc. A method for emulating a guest centralized flag architecture by using a native distributed flag architecture
US20140337583A1 (en) * 2013-05-07 2014-11-13 Lsi Corporation Intelligent cache window management for storage systems
US10013352B2 (en) * 2014-09-26 2018-07-03 Intel Corporation Partner-aware virtual microsectoring for sectored cache architectures
US9690706B2 (en) 2015-03-25 2017-06-27 Intel Corporation Changing cache ownership in clustered multiprocessor
US9971700B2 (en) * 2015-11-06 2018-05-15 Advanced Micro Devices, Inc. Cache with address space mapping to slice subsets
KR20170056782A (ko) * 2015-11-13 2017-05-24 에스케이하이닉스 주식회사 메모리 시스템 및 메모리 시스템의 동작방법
US9832277B2 (en) * 2015-11-13 2017-11-28 Western Digital Technologies, Inc. Systems and methods for adaptive partitioning in distributed cache memories
CN105550979A (zh) * 2015-12-11 2016-05-04 中国航空工业集团公司西安航空计算技术研究所 一种高数据通量纹理Cache层次结构
US10255190B2 (en) * 2015-12-17 2019-04-09 Advanced Micro Devices, Inc. Hybrid cache
US12293227B2 (en) 2018-06-21 2025-05-06 Telefonaktiebolaget Lm Ericsson (Publ) Memory allocation in a hierarchical memory system
CN117354268A (zh) * 2022-06-27 2024-01-05 深圳市中兴微电子技术有限公司 一种报文的缓存方法、装置、电子设备及存储介质

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5519841A (en) * 1992-11-12 1996-05-21 Digital Equipment Corporation Multi instruction register mapper
US5553259A (en) * 1993-07-16 1996-09-03 Unisys Corporation Apparatus and method for synchronizing the simultaneous loading of cache program word addresses in dual slice registers
US6301647B1 (en) * 1997-12-17 2001-10-09 Via-Cyrix, Inc. Real mode translation look-aside buffer and method of operation
US6332179B1 (en) * 1999-08-19 2001-12-18 International Business Machines Corporation Allocation for back-to-back misses in a directory based cache
JP3770380B2 (ja) * 2000-09-19 2006-04-26 シャープ株式会社 液晶表示装置
US7055003B2 (en) * 2003-04-25 2006-05-30 International Business Machines Corporation Data cache scrub mechanism for large L2/L3 data cache structures
ITMI20031640A1 (it) 2003-08-08 2005-02-09 Mipharm S P A Base per gel bioadesivi.
WO2005041047A2 (en) * 2003-10-22 2005-05-06 Intel Corporation Method and apparatus for efficient ordered stores over an interconnection network
US7490200B2 (en) * 2005-02-10 2009-02-10 International Business Machines Corporation L2 cache controller with slice directory and unified cache structure
US7308537B2 (en) * 2005-02-10 2007-12-11 International Business Machines Corporation Half-good mode for large L2 cache array topology with different latency domains
US7353340B2 (en) * 2005-08-17 2008-04-01 Sun Microsystems, Inc. Multiple independent coherence planes for maintaining coherency

Similar Documents

Publication Publication Date Title
JP2010537265A5 (enExample)
KR102505176B1 (ko) 캐시 일관성을 가진 멀티-코어 프로세서
JP5241838B2 (ja) キャッシュ・セクタを割り振るためのシステムおよび方法（キャッシュ・セクタの割り振り）
JP6479639B2 (ja) 情報処理装置、プログラム、及び、情報処理システム
JP5841255B2 (ja) 仮想化入力／出力のためのプロセッサローカルコヒーレンシを有するコンピュータシステム
JP2012113732A5 (enExample)
US20160253123A1 (en) NVMM: An Extremely Large, Logically Unified, Sequentially Consistent Main-Memory System
WO2006011131A3 (en) Virtual-to-physical address translation in a flash file system
CN104899159B (zh) 高速缓冲存储器Cache地址的映射处理方法和装置
CN104951239B (zh) 高速缓存驱动器、主机总线适配器及其使用的方法
CN109074309A (zh) 计算节点之间的数据访问
US10114772B1 (en) Address layout over physical memory
CN101714065A (zh) 一种闪存控制器的映射信息管理方法
CN104408069A (zh) 一种基于布隆过滤器思想的一致性目录设计方法
US12105952B2 (en) Global addressing for switch fabric
JP6517549B2 (ja) メモリコントローラ、記憶装置、データ転送システム、データ転送方法、及びデータ転送プログラム
JP3989312B2 (ja) キャッシュメモリ装置およびメモリ割付方法
US7882327B2 (en) Communicating between partitions in a statically partitioned multiprocessing system
US12189539B2 (en) Data processing system and memory management method of data processing system
US10901917B1 (en) Address scrambling for storage class memory
US8898393B2 (en) Optimized ring protocols and techniques
JP2013114650A (ja) アドレス空間変換装置及びそのアドレス空間変換方法、並びにコンピュータ・プログラム
CN109324899A (zh) 基于PCIe池化硬件资源的编址方法、装置及主控节点
CN104035529A (zh) 一种冰存储服务器
GB0507160D0 (en) Data storage system with shared cache address space