JP2010181989A5 - - Google Patents

Download PDF

Info

Publication number
JP2010181989A5
JP2010181989A5 JP2009023274A JP2009023274A JP2010181989A5 JP 2010181989 A5 JP2010181989 A5 JP 2010181989A5 JP 2009023274 A JP2009023274 A JP 2009023274A JP 2009023274 A JP2009023274 A JP 2009023274A JP 2010181989 A5 JP2010181989 A5 JP 2010181989A5
Authority
JP
Japan
Prior art keywords
processing
task
accelerator
cpu
accordance
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2009023274A
Other languages
English (en)
Other versions
JP2010181989A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2009023274A priority Critical patent/JP2010181989A/ja
Priority claimed from JP2009023274A external-priority patent/JP2010181989A/ja
Priority to US12/698,246 priority patent/US20100199283A1/en
Publication of JP2010181989A publication Critical patent/JP2010181989A/ja
Publication of JP2010181989A5 publication Critical patent/JP2010181989A5/ja
Pending legal-status Critical Current

Links

Claims (1)

  1. 複数のタスクを処理するＣＰＵと、前記ＣＰＵからの指示に従って異なるタスクの処理に共用されるアクセラレータと、を有し、
    前記ＣＰＵがアクセラレータを用いて一のタスクを処理中に、前記アクセラレータを別のタスクの処理に割り当てることが要求されたとき、前記ＣＰＵは前記別のタスクの処理を前記一のタスクの処理よりも優先させる場合に中断フラグをセットし、前記一のタスクによる前記アクセラレータの処理の段階に応じて予め決められたタイミングで前記中断フラグのセット状態が検出されることによって、前記アクセラレータが前記別のタスクの処理に利用可能にされる、データ処理装置。
JP2009023274A 2009-02-04 2009-02-04 データ処理装置 Pending JP2010181989A (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2009023274A JP2010181989A (ja) 2009-02-04 2009-02-04 データ処理装置
US12/698,246 US20100199283A1 (en) 2009-02-04 2010-02-02 Data processing unit

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009023274A JP2010181989A (ja) 2009-02-04 2009-02-04 データ処理装置

Publications (2)

Publication Number Publication Date
JP2010181989A JP2010181989A (ja) 2010-08-19
JP2010181989A5 true JP2010181989A5 (ja) 2012-03-15

Family

ID=42398784

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009023274A Pending JP2010181989A (ja) 2009-02-04 2009-02-04 データ処理装置

Country Status (2)

Country Link
US (1) US20100199283A1 (ja)
JP (1) JP2010181989A (ja)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5505427B2 (ja) * 2010-01-12 2014-05-28 トヨタ自動車株式会社 衝突位置予測装置
TWI478835B (zh) * 2010-02-08 2015-04-01 Hon Hai Prec Ind Co Ltd 車輛防撞監控系統及方法
JP5147874B2 (ja) * 2010-02-10 2013-02-20 日立オートモティブシステムズ株式会社 車載画像処理装置
US8677361B2 (en) * 2010-09-30 2014-03-18 International Business Machines Corporation Scheduling threads based on an actual power consumption and a predicted new power consumption
JP5805783B2 (ja) * 2010-12-15 2015-11-10 アドバンスト・マイクロ・ディバイシズ・インコーポレイテッドＡｄｖａｎｃｅｄ Ｍｉｃｒｏ Ｄｅｖｉｃｅｓ Ｉｎｃｏｒｐｏｒａｔｅｄ コンピュータシステムインタラプト処理
WO2013100959A1 (en) * 2011-12-28 2013-07-04 Intel Corporation Processor accelerator interface virtualization
EP2831720A4 (en) * 2012-03-30 2015-12-09 Intel Corp PREFERRING MEDIA DEVICES WITH DETERMINED FUNCTIONS
CN104221005B (zh) * 2012-03-30 2018-04-27 英特尔公司 用于从多线程发送请求至加速器的机制
JP5919179B2 (ja) * 2012-12-07 2016-05-18 日本電信電話株式会社 情報処理装置及び情報処理プログラム
US9199643B1 (en) * 2014-09-25 2015-12-01 GM Global Technology Operations LLC Sensor odometry and application in crash avoidance vehicle
US10650304B2 (en) * 2016-05-11 2020-05-12 Magna Electronics Inc. Vehicle driving assist system with enhanced data processing
DE102016217636A1 (de) * 2016-09-15 2018-03-15 Robert Bosch Gmbh Bildverarbeitungsalgorithmus
WO2019007406A1 (zh) * 2017-07-05 2019-01-10 上海寒武纪信息科技有限公司 一种数据处理装置和方法
US11027743B1 (en) * 2020-03-31 2021-06-08 Secondmind Limited Efficient computational inference using gaussian processes
US20210326135A1 (en) * 2021-06-25 2021-10-21 Dheeraj Subbareddy Programmable Fabric-Based Instruction Set Architecture for a Processor
CN114928644B (zh) * 2022-07-20 2022-11-08 深圳市安科讯实业有限公司 一种物联网网络融合加速网关

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08161462A (ja) * 1994-11-30 1996-06-21 Toshiba Corp 画像処理装置
US5850536A (en) * 1996-05-01 1998-12-15 Mci Communications Corporation Method and system for simulated multi-tasking
US6061711A (en) * 1996-08-19 2000-05-09 Samsung Electronics, Inc. Efficient context saving and restoring in a multi-tasking computing system environment
JP2003131892A (ja) * 2001-10-25 2003-05-09 Matsushita Electric Ind Co Ltd タスク実行制御装置及びタスク実行制御方法
US7203823B2 (en) * 2003-01-09 2007-04-10 Sony Corporation Partial and start-over threads in embedded real-time kernel
US7565659B2 (en) * 2004-07-15 2009-07-21 International Business Machines Corporation Light weight context switching
US8621475B2 (en) * 2007-12-06 2013-12-31 International Business Machines Corporation Responsive task scheduling in cooperative multi-tasking environments

Similar Documents

Publication Publication Date Title
JP2010181989A5 (ja)
WO2015031750A8 (en) Internet of things event management systems and methods
WO2012039939A3 (en) Offload reads and writes
WO2015050594A3 (en) Methods and apparatus for parallel processing
JP2012169828A5 (ja)
JP2013546230A5 (ja)
EP2733608A3 (en) Controlling remote electronic device with wearable electronic device
EP2733578A3 (en) User gesture input to wearable electronic device involving movement of device
EP2733581A3 (en) User gesture input to wearable electronic device involving outward-facing sensor of device
JP2015527681A5 (ja)
EP3220264A3 (en) Display object pre-generation
EA201390868A1 (ru) Способ и система для вычислительного ускорения обработки сейсмических данных
JP2015522192A5 (ja) 製品データ管理のための方法、データ処理システムおよび非一過性のコンピュータ読み取り可能媒体
MY172572A (en) Exception handling in a data processing apparatus having a secure domain and a less secure domain
JP2012522385A5 (ja)
GB201209506D0 (en) Querying performance data on a parallel computer system having compute nodes
JP2012504828A5 (ja)
JP2010127719A5 (ja)
EP2669807A3 (en) Processor resource and execution protection methods and apparatus
EP2523099A3 (en) Selective routing of local memory accesses and device thereof
JP2014191020A5 (ja)
WO2013185015A3 (en) System and method for providing low latency to applications using heterogeneous processors
JP2011528817A5 (ja)
JP2014132490A5 (ja)
JP2015133134A5 (ja)