JP2010161205A - Substrate for bga mounting - Google Patents

Substrate for bga mounting Download PDF

Info

Publication number
JP2010161205A
JP2010161205A JP2009002501A JP2009002501A JP2010161205A JP 2010161205 A JP2010161205 A JP 2010161205A JP 2009002501 A JP2009002501 A JP 2009002501A JP 2009002501 A JP2009002501 A JP 2009002501A JP 2010161205 A JP2010161205 A JP 2010161205A
Authority
JP
Japan
Prior art keywords
land
conductor pattern
same potential
substrate
apex
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2009002501A
Other languages
Japanese (ja)
Other versions
JP5168156B2 (en
Inventor
Yosuke Nagumo
陽介 南雲
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Denso Wave Inc
Original Assignee
Denso Wave Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Denso Wave Inc filed Critical Denso Wave Inc
Priority to JP2009002501A priority Critical patent/JP5168156B2/en
Publication of JP2010161205A publication Critical patent/JP2010161205A/en
Application granted granted Critical
Publication of JP5168156B2 publication Critical patent/JP5168156B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To prevent molten solder which overflows from a via from being connected to other lands and vias of non-equal potential. <P>SOLUTION: On one surface 2a of a substrate body 2, many lands 3 and vias 5 electrically connected to the lands 3 by potential equalizing conductor patterns 4 to be at the same potential are formed. At a one-surface 2a part of the via 5, a conductor pattern 6 for guidance is formed. The conductor pattern 6 for guidance is exposed on the one surface 2a of the substrate body 2 at the via 5, and formed such that a triangle is joined to a circle in plane view, and only one apex 6a of the triangle protrudes from the circle and faces a land 3 of the same potential with the via 5. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

本発明は、BGAを実装するBGA搭載用基板に関する。   The present invention relates to a BGA mounting substrate on which a BGA is mounted.

従来、BGA(ボールグリッドアレイ)を実装する基板においては、該基板本体の一面にランドを備えると共に、同電位化導体パターンにより電気的に接続されて同電位をなすビアを備え、当該導電位のランド及びビアを一組として複数組のランド及びビアが整列状態で配列されている。この配列状態では、特定のビアに対して、該ビアと同電位のランドと異なる電位のランドとが当該特定ビアを囲うように配置されている。前記ビアは基板本体の一面から反対側の他面まで貫通している。   Conventionally, a substrate on which a BGA (Ball Grid Array) is mounted has a land on one surface of the substrate body and a via that is electrically connected by the same potential conductor pattern to form the same potential. A plurality of sets of lands and vias are arranged in an aligned state. In this arrangement state, a land having the same potential as that of the via and a land having a different potential are arranged so as to surround the specific via. The via penetrates from one surface of the substrate body to the other surface on the opposite side.

この基板の前記一面にBGAを搭載(実装)した後、他面をフローハンダすると、フローハンダの熱により一面側のハンダが溶け出してビアやランドから溢れたり、ビアにスルーホールが有る場合にはそこからフローハンダが一面側に登ってきてビアから溢れ出すことがある。BGAを前記一面に搭載する前に他面をフローハンダしても、ビアにスルーホールが有する場合は同様にそこからフローハンダが一面側に登ってきてビアから溢れ出すことがある。   After mounting (mounting) the BGA on one side of this board, if the other side is flow soldered, the solder on the one side melts due to the heat of the flow solder and overflows from the via or land, or there is a through hole in the via From there, flow solder may climb to one side and overflow from the via. Even if flow soldering is performed on the other surface before mounting the BGA on the one surface, if the via has a through hole, the flow solder may also climb from the first surface to overflow from the via.

このような不具合の改善策として参考となる技術が特許文献1に記載されている。この特許文献1には、溶融ハンダの流出方向を、ソルダレジストクリアランスにより、他のランドから遠くなる方向へ特定する技術が記載されている。   Patent Document 1 describes a technique that serves as a reference for improving such a problem. This Patent Document 1 describes a technique for specifying the flowing direction of molten solder away from other lands by solder resist clearance.

特開平10−294554号公報JP-A-10-294554

そこで、BGA搭載用基板では、ビアで発生した溶融ハンダが他のビアやランドに流れないようにする必要があるが、しかしBGA搭載用基板では、ビアとランドとが極めて密集して形成されていることから、前記特許文献1のように距離を取るという手法では、不必要にBGAの巨大化を強いることになるので、採用できない。   Therefore, in the BGA mounting substrate, it is necessary to prevent molten solder generated in the via from flowing to other vias and lands. However, in the BGA mounting substrate, the vias and lands are formed extremely densely. For this reason, the method of taking a distance as in Patent Document 1 cannot be adopted because it unnecessarily increases the size of the BGA.

本発明は上述の事情に鑑みてなされたものであり、その目的は、ビアから溢れ出した溶融ハンダが非同電位の他のランド及びビアに接続することを防止できるBGA搭載用基板を提供することにある。   The present invention has been made in view of the above-described circumstances, and an object of the present invention is to provide a BGA mounting substrate capable of preventing molten solder overflowing from a via from being connected to other lands and vias having a non-equal potential. There is.

請求項1の発明においては、ビアにおける基板本体の一面側の部分に、該一面で露出し、平面的にみて円に三角形を接合し該三角形の一つの頂点だけが該円から張り出した形状で、且つ該頂点が該ビアと同電位のランドの方向を向く形態の案内用導体パターンを形成している。   In the invention of claim 1, the via is exposed on the one surface side portion of the substrate main body in the via, and a triangle is joined to the circle in a plan view, and only one vertex of the triangle protrudes from the circle. The guide conductor pattern is formed such that the apex faces the land having the same potential as the via.

上記構成において、ビア上に溶融ハンダが溢れた場合、該ビアから案内用導体パターン上に伝わる。そして、該溶融(液状)ハンダの圧力は案内用導体パターンの頂点部分が最大となる。従って、一番最初に表面張力の限界を超えるのは該案内用導体パターンの頂点部分となる。この頂点部分は同電位のランドの方向を向いているから、溢れた溶融ハンダは同電位のランドに向かう。この結果、溶融ハンダが行き着く先は結局同電位のランドとなる。   In the above configuration, when the molten solder overflows on the via, it is transmitted from the via onto the guiding conductor pattern. The melt (liquid) solder pressure is maximized at the apex portion of the guide conductor pattern. Therefore, it is the apex portion of the guide conductor pattern that first exceeds the limit of the surface tension. Since this apex portion faces the direction of the land of the same potential, the overflowing molten solder goes to the land of the same potential. As a result, the land where the molten solder ends up becomes a land of the same potential.

しかも、該ランドに到達した溶融ハンダは、該ランドが円形をなすことによって、溶融ハンダが該円形のランドの外周部分で毛細管現象(ランドと基板表面との間の僅かな段差又は隙間による毛細管現象)によりランド外周を回るように展開することになる。そして、溢れ出た時点で弱まっている溶融ハンダの圧力では、ランド外周の毛細管現象による動作から抜け出せず、結局、同電位のランドに留まる。この結果、ビアから溢れ出した溶融ハンダがランドに接続することはあっても同電位のランドに接続するようになって、非同電位の他のランド及びビアに接続することを防止できる。   In addition, the molten solder that has reached the land has a circular phenomenon that causes the molten solder to have a capillary phenomenon at the outer peripheral portion of the circular land (capillary phenomenon due to a slight step or gap between the land and the substrate surface). ) To expand around the outer periphery of the land. When the molten solder pressure is weakened at the time of overflow, it does not escape from the capillary action on the outer periphery of the land, and eventually remains at the same potential land. As a result, even if the molten solder overflowing from the via is connected to the land, it is connected to the land having the same potential, and can be prevented from being connected to other lands and vias having the same potential.

請求項2の発明においては、案内用導体パターンの前記三角形の部分の中心は、ビアを取り囲む各非同電位のランドの各中心からの距離よりも、当該ビアと同電位となっているランドの中心からの距離の方が近くなるように設定されているところに特徴を有する。この請求項2の発明によれば、ビアから溢れ出した溶融ハンダが同電位のランドに到達しやすく、該溶融ハンダが非同電位の他のランド及びビアに接続することを、さらに確実に防止できる。   According to a second aspect of the present invention, the center of the triangular portion of the guide conductor pattern has a land having the same potential as the via rather than the distance from the center of each non-equal potential land surrounding the via. It is characterized by being set so that the distance from the center is closer. According to the second aspect of the present invention, the molten solder overflowing from the via easily reaches the land having the same potential, and the molten solder is more reliably prevented from connecting to another land and via having the same potential. it can.

請求項3の発明においては、前記案内用導体パターンの三角形の円から張り出している鋭角部分の頂点は、該頂点を構成する2辺より延長される該頂点側方向の仮想線が同電位のランドの外周と接触するもしくはランド平面と重なる位置になるように、基板本体に配置されているところに特徴を有する。   According to a third aspect of the present invention, the apex of the acute angle portion projecting from the triangular circle of the guide conductor pattern is a land whose virtual line in the apex side direction extended from two sides constituting the apex has the same potential. It is characterized in that it is disposed on the substrate body so as to be in contact with the outer periphery of the substrate or overlap with the land plane.

案内用導体パターンの三角形の頂点から溢れ出た溶融ハンダは、三角形の当該頂点方向に収束している力により押し出されたものであるから、同方向の力がかかっている。この結果、当該溶融ハンダは、頂点の指向方向に向かう。この場合、上記構成では、該頂点を構成する2辺より延長される該頂点側方向の仮想線が同電位のランドの外周が接触するもしくはランド平面と重なる位置になるように、基板本体に配置されているから、該頂点の指向方向は同電位のランド方向であり、よって、確実に同電位のランドに辿り着きやすくなり、ビアから溢れ出した溶融ハンダが非同電位の他のランド及びビアに接続することを、さらに確実に防止できる。   Since the molten solder overflowing from the apex of the triangle of the guide conductor pattern is pushed out by the force converging in the direction of the apex of the triangle, a force in the same direction is applied. As a result, the molten solder moves toward the apex direction. In this case, in the above configuration, the imaginary line extending in the apex direction extending from the two sides constituting the apex is arranged on the substrate body so that the outer periphery of the land having the same potential is in contact with or overlaps the land plane. Therefore, the directing direction of the apex is the land direction of the same potential, and therefore, it is easy to surely reach the land of the same potential, and the molten solder overflowing from the via is transferred to other lands and vias with non-equal potential. It can prevent more reliably connecting to.

請求項4の発明においては、ランドの外周部の一部に、平面的にみてほぼV状に張り出した形状で、且つ該V状の頂点が前記同電位のビアの方向を向く形態の補助案内用導体パターンを形成したところに特徴を有する。ビアの案内用導体パターンの三角形の頂点部に対して、該ビアと同電位のランドがそのV状の頂点で近くなることで、ビアから溢れ出した溶融ハンダが同電位のランドにより確実に接続するようになって、非同電位の他のランド及びビアに接続することをさらに確実に防止できる。   According to a fourth aspect of the present invention, there is provided an auxiliary guide having a shape projecting substantially in a V shape in a plan view on a part of the outer peripheral portion of the land and having the V-shaped apex facing the direction of the same potential via. It is characterized in that a conductive pattern is formed. The land with the same potential as that of the via approaches the apex of the triangular shape of the via conductor pattern for the via, so that the molten solder overflowing from the via is reliably connected to the land with the same potential. As a result, it is possible to more reliably prevent connection to other lands and vias having non-equal potentials.

本発明の第1の実施例を示すBGA搭載用基板の平面図The top view of the board | substrate for BGA mounting which shows 1st Example of this invention 図1の矢印Q−Q線に沿う断面図Sectional drawing which follows the arrow QQ line of FIG. (a)は基板一面におけるリフローハンダ工程を説明するための図、(b)はリフローハンダ工程終了後を示す図(A) is a figure for demonstrating the reflow soldering process in the one surface of a board | substrate, (b) is a figure which shows after the reflow soldering process completion | finish. 本発明の第2の実施例を示すBGA搭載用基板の部分的平面図The partial top view of the board | substrate for BGA mounting which shows the 2nd Example of this invention 本発明の第3の実施例を示す図4相当図FIG. 4 equivalent view showing a third embodiment of the present invention. 本発明の第4の実施例を示す図1相当図FIG. 1 equivalent view showing a fourth embodiment of the present invention. 本発明の第5の実施例を示す図4相当図FIG. 4 equivalent diagram showing a fifth embodiment of the present invention.

以下、本発明の第1の実施例につき図1ないし図3を参照して説明する。図1には、基板1を平面的に見て示しており、図2にはこの基板1の矢印Q−Q線に沿う断面を示している。この基板1の基板本体2の一面2aには、ランド3と、このランド3と同電位化導体パターン4により電気的に接続されて同電位をなすビア5とが多数形成されており、この場合、前記同電位化導体パターン4で同電位の関係にあるランド3及びビア5を一組として、複数組のランド3及びビア5並びに同電位化導体パターン4が整列状態で配列されている。前記ビア5はビア用導体からなり、該ビア5は、基板本体2に形成されたスルーホール5a内面に付設されており、もって、基板本体2をその一面2aから他面2b側へ貫通する形態に設けられている。   Hereinafter, a first embodiment of the present invention will be described with reference to FIGS. FIG. 1 shows the substrate 1 in plan view, and FIG. 2 shows a cross section of the substrate 1 along the arrow Q-Q line. On one surface 2a of the substrate body 2 of the substrate 1, a number of lands 3 and vias 5 that are electrically connected to the lands 3 by the same potential conductor pattern 4 and have the same potential are formed. The lands 3 and vias 5 having the same potential relationship in the equipotential conductor pattern 4 are set as a set, and a plurality of sets of lands 3 and vias 5 and equipotential conductor patterns 4 are arranged in an aligned state. The via 5 is made of a via conductor, and the via 5 is attached to the inner surface of a through hole 5a formed in the substrate body 2 so that the substrate body 2 penetrates from the one surface 2a to the other surface 2b side. Is provided.

この場合、特定のビア5(基板本体2の周縁部以外に位置するビア5)に対して、該ビア5と同電位のランド3と異なる電位のランド3とが当該特定ビア5を囲うように配置された形態となっている。
前記ビア5における一面2a部分は案内用導体パターン6が形成されている。この案内用導体パターン6は、前記ビア5における前記基板本体2の前記一面2aで露出し、平面的にみて円に三角形を接合し該三角形の一つの頂点だけが該円から張り出した形状で、且つ該頂点6aが該ビア5と同電位のランド3の方向を向く形態に形成されている。
In this case, with respect to a specific via 5 (a via 5 located outside the peripheral edge of the substrate body 2), a land 3 having the same potential as the via 5 and a land 3 having a different potential surround the specific via 5. It is an arranged form.
A guide conductor pattern 6 is formed on the surface 2 a of the via 5. The guide conductor pattern 6 is exposed on the one surface 2a of the substrate body 2 in the via 5, and has a shape in which a triangle is joined to a circle in a plan view and only one vertex of the triangle projects from the circle. Further, the apex 6a is formed so as to face the land 3 having the same potential as the via 5.

さらにこの場合、ビア5における案内用導体パターン6の三角形の部分の中心6g(図1参照)は、当該ビア5を取り囲む各非同電位のランド3(同電位化導体パターン4で繋がっていないランド)の各中心3pからの距離L1、L2、L3よりも、当該ビア5と同電位となっているランド3の中心3pからの距離Lhの方が近くなるように設定されている。ここで、上記「三角形の部分の中心6g」とは、三角形の一つの頂点を構成する2辺と、該2辺にあって円と接する端部同士を結んだ仮想線とで構成された三角形の部分の中心をいう。   Furthermore, in this case, the center 6g (see FIG. 1) of the triangular portion of the guide conductor pattern 6 in the via 5 is each non-equal potential land 3 surrounding the via 5 (the land not connected by the equipotential conductor pattern 4). ) Is set such that the distance Lh from the center 3p of the land 3 having the same potential as the via 5 is closer than the distances L1, L2, and L3 from each center 3p. Here, the “center 6g of the triangular portion” is a triangle formed by two sides that form one vertex of the triangle and a virtual line that connects the ends of the two sides that are in contact with the circle. The center of the part.

前記ランド3、同電位化導体パターン4は、予め、前記基板本体2の一面2aに例えば導体パターンを印刷することにより形成されている。そして、前記ランド3をマスキングすると共に、同電位化導体パターン4における案内用導体パターン6形成領域をマスキングして一面2aに絶縁層7を塗布し、該マスキングを除去することで、前記ランド3及び案内用導体パターン6が基板1上面に露出し、同電位化導体パターン4は該絶縁層7により被覆されている。従って、案内用導体パターン6は、同電位化導体パターン4における絶縁層7除去部分で構成されている。なお、絶縁層7は図1においては、便宜上斜線を施して示している。   The land 3 and the equipotential conductor pattern 4 are formed in advance by, for example, printing a conductor pattern on the one surface 2 a of the substrate body 2. Then, the land 3 is masked, the guide conductor pattern 6 formation region in the equipotential conductor pattern 4 is masked, the insulating layer 7 is applied to the one surface 2a, and the mask 3 is removed to remove the land 3 and The guide conductor pattern 6 is exposed on the upper surface of the substrate 1, and the equipotential conductor pattern 4 is covered with the insulating layer 7. Therefore, the guiding conductor pattern 6 is constituted by a portion where the insulating layer 7 is removed from the equipotential conductor pattern 4. Note that the insulating layer 7 is shown by hatching in FIG.

この基板1にはBGAが実装されるものであり、まず、図3(a)に示すように、該基板1の一面2aにBGA8を配置する。この場合BGA8のボールハンダ8aが適宜のランド3上に位置するように配置する。そして、加温状態でBGA8のリフローハンダ工程を行う。これによりボールハンダ8aが溶け、これによりBGA8と基板1とが電気的に接続される。リフローハンダ工程が済んだ状態を図3(b)に示している。   A BGA is mounted on the substrate 1. First, as shown in FIG. 3A, a BGA 8 is disposed on one surface 2 a of the substrate 1. In this case, the ball solder 8a of the BGA 8 is arranged so as to be positioned on the appropriate land 3. And the reflow soldering process of BGA8 is performed in a warming state. Thereby, the ball solder 8a is melted, whereby the BGA 8 and the substrate 1 are electrically connected. FIG. 3B shows a state after the reflow solder process.

また、図3(b)の状態で基板1の他面2bは、フローハンダ工程が行われる。
この図3(b)で、他面2bをフローハンダすると、フローハンダの熱により一面2a側のハンダが溶け出してビア5やランド3から溢れたり、本実施例のように、ビア5にスルーホール5aが有る場合にはそこからフローハンダが一面2a側に登ってきてビア5から溢れ出すことがある。BGA8を前記一面に搭載する前に他面2bをフローハンダしても、ビア5にスルーホール5aが有する本実施例では同様にそこからフローハンダが一面2a側に登ってきてビア5から溢れ出すことがある。
Further, in the state of FIG. 3B, the other surface 2b of the substrate 1 is subjected to a flow solder process.
In FIG. 3B, when the other surface 2b is flow-soldered, the solder on the one surface 2a side is melted by the heat of the flow solder and overflows from the via 5 or the land 3, or through the via 5 as in this embodiment. When there is the hole 5a, the flow solder may climb to the side 2a and overflow from the via 5. Even if the other surface 2b is flow soldered before the BGA 8 is mounted on the one surface, in the present embodiment, the via 5 has the through hole 5a. Sometimes.

この場合、上記構成においては、登ってきた溶融ハンダは、該ビア5から案内用導体パターン6に伝わる。そして、該溶融ハンダの圧力は案内用導体パターン6の頂点部分が最大となる。従って、一番最初に表面張力の限界を超えるのは該案内用導体パターン6の頂点6a部分となる。この頂点6a部分は同電位のランド3の方向を向いているから、溢れた溶融ハンダは同電位のランド3に向かう。この結果、溶融ハンダが行き着く先は結局同電位のランドとなる。   In this case, in the above configuration, the climbing molten solder is transmitted from the via 5 to the guide conductor pattern 6. The pressure of the molten solder is maximized at the apex portion of the guide conductor pattern 6. Therefore, it is the apex 6a portion of the guiding conductor pattern 6 that first exceeds the limit of the surface tension. Since the apex 6a is directed to the land 3 having the same potential, the overflowing molten solder is directed to the land 3 having the same potential. As a result, the land where the molten solder ends up becomes a land of the same potential.

しかも、該ランド3に到達した溶融ハンダは、該ランド3が円形をなすことによって、溶融ハンダが該円形のランド3の外周部分で毛細管現象(ランド3とBGA搭載用基板1表面との間の僅かな段差又は隙間による毛細管現象)にによりランド3外周を回るように展開することになる。そして、溢れ出た時点で弱まっている溶融ハンダの圧力では、ランド3外周の毛細管現象による動作から抜け出せず、結局、同電位のランド3に留まる。この結果、ビア5から溢れ出した溶融ハンダがランド3に接続することはあっても同電位のランド3に接続するようになって、非同電位の他のランド3及びビア5に接続することを防止できる。   In addition, the molten solder that has reached the land 3 is formed into a circular shape, so that the molten solder has a capillary phenomenon (between the land 3 and the surface of the BGA mounting substrate 1 between the outer periphery of the circular land 3). It develops around the outer periphery of the land 3 due to a capillary step due to a slight step or gap. When the molten solder pressure is weakened at the time of overflow, it does not escape from the capillary action on the outer periphery of the land 3, and eventually remains at the land 3 having the same potential. As a result, even if the molten solder overflowing from the via 5 is connected to the land 3, it is connected to the land 3 having the same potential and connected to the other land 3 and via 5 having the same potential. Can be prevented.

又、本実施例によれば、案内用導体パターン6の前記三角形の部分の中心6gは、ビア5を取り囲む各非同電位のランド3の各中心からの距離L1〜L3よりも、当該ビア5と同電位となっているランド3の中心からの距離Lhの方が近くなるように設定されているから、ビア5から溢れ出した溶融ハンダが同電位のランド3に到達しやすく、該溶融ハンダが非同電位の他のランド3及びビア5に接続することを、さらに確実に防止できる。   In addition, according to the present embodiment, the center 6g of the triangular portion of the guide conductor pattern 6 is closer to the via 5 than the distances L1 to L3 from the centers of the non-equal potential lands 3 surrounding the via 5. Since the distance Lh from the center of the land 3 having the same potential as that of the land 3 is set closer, the molten solder overflowing from the via 5 easily reaches the land 3 having the same potential, and the molten solder Can be more reliably prevented from being connected to other lands 3 and vias 5 having the same potential.

図4は本発明の第2の実施例を示している。この実施例では、前記案内用導体パターン6の三角形の円から張り出している鋭角部分の頂点6aが、該頂点6aを構成する2辺より延長される該頂点6a側方向の仮想線R1、R2が同電位のランド3平面と重なる位置になるように、基板本体2に配置されているところに特徴がある。この実施例において、三角形の頂点6aから溶融ハンダが溢れ出された場合、当該溶融ハンダは、三角形の当該頂点6a方向に収束している力により押し出されたものであるから、同方向の力がかかっている。この結果、当該溶融ハンダは、頂点6aの指向方向に向かう。この場合、上記構成では、該頂点6aを構成する2辺より延長される該頂点6a側方向の仮想線R1、R2が同電位のランド3の外周が接触するもしくはランド3平面と重なる位置になるように、基板本体2に配置されているから、該頂点6aの指向方向は同電位のランド3方向であり、よって、確実に同電位のランド3に辿り着きやすくなり、ビア5から溢れ出した溶融ハンダが非同電位の他のランド3及びビア5に接続することを、さらに確実に防止できる。   FIG. 4 shows a second embodiment of the present invention. In this embodiment, the vertices 6a in the direction of the apex 6a extending from the two sides constituting the apex 6a are the apexes 6a of the acute angle portion projecting from the triangular circle of the guide conductor pattern 6. It is characterized in that it is disposed on the substrate body 2 so as to overlap with the land 3 plane of the same potential. In this embodiment, when the molten solder overflows from the vertex 6a of the triangle, the molten solder is pushed out by the force converged in the direction of the vertex 6a of the triangle. It depends. As a result, the molten solder moves in the direction of the apex 6a. In this case, in the above configuration, the virtual lines R1 and R2 extending in the direction of the vertex 6a extending from the two sides constituting the vertex 6a are in contact with the outer periphery of the land 3 having the same potential or overlapping the land 3 plane. Thus, since it is arranged on the substrate body 2, the direction of the apex 6 a is the direction of the land 3 having the same potential, and therefore, it is easy to reliably reach the land 3 having the same potential and overflowed from the via 5. It is possible to more reliably prevent the molten solder from connecting to other lands 3 and vias 5 having non-equal potential.

なお、この場合、本発明の第3の実施例として示す図5に示すように、頂点6aが、該頂点6aを構成する2辺より延長される該頂点6a側方向の仮想線R1、R2が同電位のランド3の外周と接触する位置になるように、基板本体2に配置されるようにしても良い。このようにしても第2の実施例と同様の効果を得ることができる。   In this case, as shown in FIG. 5 showing the third embodiment of the present invention, the vertices 6a have virtual lines R1 and R2 extending in the direction of the vertex 6a extending from two sides constituting the vertex 6a. You may make it arrange | position to the board | substrate body 2 so that it may become a position which contacts the outer periphery of the land 3 of the same electric potential. Even if it does in this way, the effect similar to a 2nd Example can be acquired.

図6は本発明の第4の実施例を示し、この実施例においては、ランド3の外周部の一部に、平面的にみてほぼV状に張り出した形状で、且つ該V状の頂点3bが前記同電位のビア5の方向を向く形態の補助案内用導体パターン3aを形成したところに特徴を有する。ビア5の案内用導体パターン6の三角形の頂点6aに対して、該ビア5と同電位のランド3がそのV状の頂点3bで近くなることで、ビア5から溢れ出した溶融ハンダが同電位のランド3により確実に接続するようになって、非同電位の他のランド3及びビア5に接続することをさらに確実に防止できる。   FIG. 6 shows a fourth embodiment of the present invention. In this embodiment, a part of the outer peripheral portion of the land 3 has a substantially V-shaped shape in plan view and the V-shaped apex 3b. Is characterized in that the auxiliary guiding conductor pattern 3a is formed so as to face the via 5 having the same potential. With respect to the triangular vertex 6a of the guide conductor pattern 6 of the via 5, the land 3 having the same potential as the via 5 is close to the V-shaped vertex 3b, so that the molten solder overflowing from the via 5 has the same potential. Thus, it is possible to more reliably prevent connection to other lands 3 and vias 5 having the same potential.

図7は本発明の第5の実施例を示しており、この第4の実施例においては、ランド3とビア5とを導通接続する同電位化導体パターン11の平面形状が、第1の実施例(図1)と異なる。すなわち、第1の実施例の同電位化導体パターン4は、ランド3と同電位化されるビア5とをほぼ一直線的に接続する形態であったが、この第4の実施例の同電位化導体パターン11は、ほぼコ字形に接続する形態である。この場合、案内用導体パターン12は、同電位化導体パターン11を利用しないで、該同電位化導体パターン11とは別の導体パターンによりビア5の一面2a側に形成されている。この場合も、案内用導体パターン12は、その頂点12aがビア5と同電位のランド3の方向を向く形態をなす。この第5の実施例においても第1の実施例と同様の効果を得ることができる。   FIG. 7 shows a fifth embodiment of the present invention. In the fourth embodiment, the planar shape of the equipotential conductor pattern 11 that electrically connects the land 3 and the via 5 is the same as that of the first embodiment. Different from the example (FIG. 1). That is, the equipotential conductor pattern 4 of the first embodiment is configured to connect the land 3 and the via 5 to be equipotentially almost linearly. The conductor pattern 11 is connected in a substantially U shape. In this case, the guide conductor pattern 12 is formed on the one surface 2a side of the via 5 by a conductor pattern different from the equipotential conductor pattern 11 without using the equipotential conductor pattern 11. Also in this case, the guide conductor pattern 12 has a shape in which the apex 12 a faces the land 3 having the same potential as the via 5. In the fifth embodiment, the same effect as in the first embodiment can be obtained.

図面中、1は基板、2は基板本体、2aは一面、2bは他面、3はランド、3aは補助案内用導体パターン、4は同電位化導体パターン、5はビア、6は案内用導体パターン、7は絶縁層、8はBGA、8aはボールハンダ、11は同電位化導体パターン、12は案内用導体パターンを示す。   In the drawings, 1 is a substrate, 2 is a substrate body, 2a is one surface, 2b is the other surface, 3 is a land, 3a is an auxiliary guide conductor pattern, 4 is an equipotential conductor pattern, 5 is a via, and 6 is a guide conductor. Pattern, 7 is an insulating layer, 8 is BGA, 8a is ball solder, 11 is an equipotential conductor pattern, and 12 is a guide conductor pattern.

Claims (4)

基板本体の一面にBGAが実装され、該一面に円形のランドを備えるとともに、該基板本体を該一面から反対側の他面にまで貫通するビアを備え、前記ランドと前記ビアとが前記一面で同電位化導体パターンにより電気的に接続され、前記ランドと前記同電位化導体パターンにより同電位とされた前記ビアとを一組として、複数組のランド及びビアが設けられ、前記他面がハンダ付けされる基板であって、
前記ビアにおける前記基板本体の前記一面側の部分に、該一面で露出し、平面的にみて円に三角形を接合し該三角形の一つの頂点だけが該円から張り出した形状で、且つ該頂点が該ビアと同電位のランドの方向を向く形態の案内用導体パターンを形成したことを特徴とするBGA搭載用基板。
A BGA is mounted on one surface of the substrate body, and a circular land is provided on the one surface, and vias that penetrate the substrate body from the one surface to the other surface on the opposite side are provided, and the land and the via are on the one surface. A plurality of sets of lands and vias are provided, and the other surface is soldered, with the lands and the vias having the same potential set by the same set potential conductor pattern as a set. A substrate to be attached,
The via is exposed on the one surface side portion of the substrate body in the via, is joined to a circle in a plan view, and only one vertex of the triangle protrudes from the circle, and the vertex is A BGA mounting substrate, characterized in that a guide conductor pattern having a shape facing a land having the same potential as the via is formed.
前記案内用導体パターンの前記三角形の部分の中心は、ビアを取り囲む各非同電位のランドの各中心からの距離よりも、当該ビアと同電位となっているランドの中心からの距離の方が近くなるように設定されていることを特徴とする請求項1に記載のBGA搭載用基板。   The distance between the center of the triangular portion of the guide conductor pattern and the center of the land having the same potential as the via is greater than the distance from the center of each non-equal potential land surrounding the via. The BGA mounting substrate according to claim 1, wherein the BGA mounting substrate is set so as to be close to each other. 前記案内用導体パターンの三角形の円から張り出している鋭角部分の頂点は、該頂点を構成する2辺より延長される該頂点側方向の仮想線が同電位のランドの外周と接触するもしくはランド平面と重なる位置になるように、基板本体に配置されていることを特徴とする請求項1又は2に記載のBGA搭載用基板。   The apex of the acute angle portion protruding from the triangular circle of the guide conductor pattern is such that the virtual line extending in the apex direction extending from two sides constituting the apex is in contact with the outer periphery of the land of the same potential. The BGA mounting substrate according to claim 1, wherein the BGA mounting substrate is disposed on the substrate body so as to overlap with the substrate. 前記ランドの外周部の一部に、平面的にみてほぼV状に張り出した形状で、且つ該V状の頂点が前記同電位のビアの方向を向く形態の補助案内用導体パターンを形成したことを特徴とする請求項1ないし3のいずれかに記載のBGA搭載用基板。
An auxiliary guide conductor pattern is formed on a part of the outer peripheral portion of the land so as to project in a substantially V shape in a plan view and the apex of the V shape faces the direction of the via having the same potential. The BGA mounting substrate according to any one of claims 1 to 3.
JP2009002501A 2009-01-08 2009-01-08 BGA mounting board Expired - Fee Related JP5168156B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2009002501A JP5168156B2 (en) 2009-01-08 2009-01-08 BGA mounting board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2009002501A JP5168156B2 (en) 2009-01-08 2009-01-08 BGA mounting board

Publications (2)

Publication Number Publication Date
JP2010161205A true JP2010161205A (en) 2010-07-22
JP5168156B2 JP5168156B2 (en) 2013-03-21

Family

ID=42578175

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2009002501A Expired - Fee Related JP5168156B2 (en) 2009-01-08 2009-01-08 BGA mounting board

Country Status (1)

Country Link
JP (1) JP5168156B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010171140A (en) * 2009-01-21 2010-08-05 Fujitsu Ltd Printed circuit board, and mounting structure and mounting method in printed circuit board
US10181437B2 (en) 2017-06-12 2019-01-15 Fujitsu Limited Package substrate and method of manufacturing package substrate

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08288658A (en) * 1995-04-18 1996-11-01 Mitsubishi Electric Corp Printed wiring board for bga package mount
WO2001022488A1 (en) * 1999-09-22 2001-03-29 Suzuka Fuji Xerox Co., Ltd. Grid array electronic component, wire reinforcing method for the same, and method of manufacturing the same
JP2003298218A (en) * 2002-03-29 2003-10-17 Optrex Corp Printed wiring board and mounting circuit board
JP2005026393A (en) * 2003-07-01 2005-01-27 Hitachi Ltd REFLOW SOLDERING METHOD EMPLOYING Pb-FREE SOLDER ALLOY, REFLOW SOLDERING METHOD, MIXED MOUNTING METHOD AND MIXED MOUNTED STRUCTURE
JP2006165003A (en) * 2004-12-02 2006-06-22 Matsushita Electric Ind Co Ltd Printed circuit board, method of designing same, method of designing connecting terminals of ic package and method of connecting ic package

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH08288658A (en) * 1995-04-18 1996-11-01 Mitsubishi Electric Corp Printed wiring board for bga package mount
WO2001022488A1 (en) * 1999-09-22 2001-03-29 Suzuka Fuji Xerox Co., Ltd. Grid array electronic component, wire reinforcing method for the same, and method of manufacturing the same
JP2003298218A (en) * 2002-03-29 2003-10-17 Optrex Corp Printed wiring board and mounting circuit board
JP2005026393A (en) * 2003-07-01 2005-01-27 Hitachi Ltd REFLOW SOLDERING METHOD EMPLOYING Pb-FREE SOLDER ALLOY, REFLOW SOLDERING METHOD, MIXED MOUNTING METHOD AND MIXED MOUNTED STRUCTURE
JP2006165003A (en) * 2004-12-02 2006-06-22 Matsushita Electric Ind Co Ltd Printed circuit board, method of designing same, method of designing connecting terminals of ic package and method of connecting ic package

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2010171140A (en) * 2009-01-21 2010-08-05 Fujitsu Ltd Printed circuit board, and mounting structure and mounting method in printed circuit board
US8525042B2 (en) 2009-01-21 2013-09-03 Fujitsu Limited Printed circuit board and printed circuit board unit
US10181437B2 (en) 2017-06-12 2019-01-15 Fujitsu Limited Package substrate and method of manufacturing package substrate

Also Published As

Publication number Publication date
JP5168156B2 (en) 2013-03-21

Similar Documents

Publication Publication Date Title
JP2011166081A (en) Semiconductor device, semiconductor package, interposer, method of manufacturing semiconductor device, and method of manufacturing interposer
JP5078683B2 (en) Printed circuit board and surface mount device mounting structure
JP5168156B2 (en) BGA mounting board
JP2013254870A (en) Printed wiring board and solder method
JP2010118522A (en) Semiconductor device and method for manufacturing the semiconductor device
JP5869282B2 (en) Electrical connector
JP5146280B2 (en) substrate
JP6943959B2 (en) Electronic circuit board
JP4852111B2 (en) Printed wiring board
JP6834775B2 (en) How to solder boards, electronic devices and electronic components to which electronic components are soldered
JP2020068271A (en) Method for soldering thick copper multilayer substrate
JP2013211497A (en) Component joint structure
JP6666320B2 (en) Mounting structure of resin molded board and capacitor
JP6570728B2 (en) Electronic device and manufacturing method thereof
JP4410176B2 (en) Printed wiring board
JP2015023040A (en) Substrate structure
JP2006237367A (en) Printed wiring board
JP2016162813A (en) Printed circuit board and soldering method
JP2008172094A (en) Circuit board and electronic apparatus
JP6171898B2 (en) Electronic device and manufacturing method thereof
KR101000573B1 (en) Printed circuit board for mounting semiconductor package
JP6091824B2 (en) Circuit board surface mounting structure and printed circuit board having the surface mounting structure
JP6727115B2 (en) Wiring board for electronic control unit
JP5073569B2 (en) Printed wiring board
JP2005072482A (en) Land pattern structure and substrate for mounting electric parts

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110214

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120413

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120417

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20120607

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20121127

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20121210

R150 Certificate of patent or registration of utility model

Ref document number: 5168156

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20160111

Year of fee payment: 3

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees