JP2009503700A - 可変長命令の固定数を持つ命令キャッシュ - Google Patents
可変長命令の固定数を持つ命令キャッシュ Download PDFInfo
- Publication number
- JP2009503700A JP2009503700A JP2008524216A JP2008524216A JP2009503700A JP 2009503700 A JP2009503700 A JP 2009503700A JP 2008524216 A JP2008524216 A JP 2008524216A JP 2008524216 A JP2008524216 A JP 2008524216A JP 2009503700 A JP2009503700 A JP 2009503700A
- Authority
- JP
- Japan
- Prior art keywords
- cache
- instruction
- instructions
- cache line
- processor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000010586 diagram Methods 0.000 description 3
- 238000012986 modification Methods 0.000 description 3
- 230000004048 modification Effects 0.000 description 3
- 238000013461 design Methods 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 238000006243 chemical reaction Methods 0.000 description 1
- 230000006870 function Effects 0.000 description 1
- 230000004927 fusion Effects 0.000 description 1
- 238000007726 management method Methods 0.000 description 1
- 238000012856 packing Methods 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000012545 processing Methods 0.000 description 1
- 230000000153 supplemental effect Effects 0.000 description 1
- 230000002123 temporal effect Effects 0.000 description 1
- 238000013519 translation Methods 0.000 description 1
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
- G06F9/30149—Instruction analysis, e.g. decoding, instruction word fields of variable length instructions
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F12/00—Accessing, addressing or allocating within memory systems or architectures
- G06F12/02—Addressing or allocation; Relocation
- G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3802—Instruction prefetching
- G06F9/3816—Instruction alignment, e.g. cache line crossing
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3818—Decoding for concurrent execution
- G06F9/382—Pipelined decoding, e.g. using predecoding
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Memory System Of A Hierarchy Structure (AREA)
- Advance Control (AREA)
- Executing Machine-Instructions (AREA)
Abstract
【選択図】 図3
Description
Claims (8)
- キャッシュラインごとに命令の固定数を記憶することを含む、可変命令長を持つプロセッサにおけるキャッシュ管理の方法。
- それらの長さを決定する命令を検査し、キャッシュにそれらを置く前に予め定められた境界に沿って命令を整列させることをさらに含む請求項1の方法。
- 各キャッシュラインを用いて次のフェッチアドレスを記憶することをさらに含む請求項1の方法。
- キャッシュに命令を置く前に次のフェッチアドレスを決定することをさらに含む請求項3の方法。
- 各キャッシュラインを用いてオフセットを記憶し、オフセットはキャッシュライン・タグに加えられた時、次のフェッチアドレスを生じることをさらに含む請求項1の方法。
- 可変長の命令を実行するように作動する命令実行パイプラインと、
キャッシュラインごとに可変長命令の固定数を記憶するように作動する命令キャッシュと、
キャッシュラインに命令を書き込む前に予め定められた境界に沿って可変長命令を整列させるように作動するプレデコーダを含むプロセッサ。 - 各キャッシュラインに関連した次のフェッチアドレスフィールドをさらに含む請求項6のプロセッサ。
- プレデコーダがキャッシュラインに書き込まれた最後の命令に従う命令のアドレスを計算し、かつキャッシュラインの次のフェッチアドレスフィールドにアドレスを記憶するように作動する、請求項7のプロセッサ。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US11/193,547 | 2005-07-29 | ||
US11/193,547 US7568070B2 (en) | 2005-07-29 | 2005-07-29 | Instruction cache having fixed number of variable length instructions |
PCT/US2006/029523 WO2007016393A2 (en) | 2005-07-29 | 2006-07-26 | Instruction cache having fixed number of variable length instructions |
Related Child Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011237313A Division JP5341163B2 (ja) | 2005-07-29 | 2011-10-28 | 可変長命令の固定数を持つ命令キャッシュ |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2009503700A true JP2009503700A (ja) | 2009-01-29 |
JP4927840B2 JP4927840B2 (ja) | 2012-05-09 |
Family
ID=37451109
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2008524216A Expired - Fee Related JP4927840B2 (ja) | 2005-07-29 | 2006-07-26 | 可変長命令の固定数を持つ命令キャッシュ |
JP2011237313A Expired - Fee Related JP5341163B2 (ja) | 2005-07-29 | 2011-10-28 | 可変長命令の固定数を持つ命令キャッシュ |
Family Applications After (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2011237313A Expired - Fee Related JP5341163B2 (ja) | 2005-07-29 | 2011-10-28 | 可変長命令の固定数を持つ命令キャッシュ |
Country Status (6)
Country | Link |
---|---|
US (1) | US7568070B2 (ja) |
EP (1) | EP1910919A2 (ja) |
JP (2) | JP4927840B2 (ja) |
KR (1) | KR101005633B1 (ja) |
CN (2) | CN104657110B (ja) |
WO (1) | WO2007016393A2 (ja) |
Cited By (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009535743A (ja) * | 2006-05-01 | 2009-10-01 | クゥアルコム・インコーポレイテッド | 可変長命令をキャッシングするための方法及び装置 |
JP2012513067A (ja) * | 2008-12-30 | 2012-06-07 | インテル・コーポレーション | トランザクショナルメモリ(tm)システムにおける読み出し及び書き込み監視属性 |
JP2014006685A (ja) * | 2012-06-25 | 2014-01-16 | Renesas Electronics Corp | 半導体装置 |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8898437B2 (en) * | 2007-11-02 | 2014-11-25 | Qualcomm Incorporated | Predecode repair cache for instructions that cross an instruction cache line |
US9753858B2 (en) | 2011-11-30 | 2017-09-05 | Advanced Micro Devices, Inc. | DRAM cache with tags and data jointly stored in physical rows |
US10001993B2 (en) | 2013-08-08 | 2018-06-19 | Linear Algebra Technologies Limited | Variable-length instruction buffer management |
US11768689B2 (en) | 2013-08-08 | 2023-09-26 | Movidius Limited | Apparatus, systems, and methods for low power computational imaging |
US10853074B2 (en) * | 2014-05-01 | 2020-12-01 | Netronome Systems, Inc. | Table fetch processor instruction using table number to base address translation |
CN110515658A (zh) * | 2014-07-30 | 2019-11-29 | 莫维迪厄斯有限公司 | 用于管理可变长度指令的方法和设备 |
US9916251B2 (en) | 2014-12-01 | 2018-03-13 | Samsung Electronics Co., Ltd. | Display driving apparatus and cache managing method thereof |
CN106528450B (zh) * | 2016-10-27 | 2019-09-17 | 上海兆芯集成电路有限公司 | 数据预先提取方法及使用此方法的装置 |
CN108415729A (zh) * | 2017-12-29 | 2018-08-17 | 北京智芯微电子科技有限公司 | 一种cpu指令异常的处理方法及装置 |
CN110750303B (zh) * | 2019-09-25 | 2020-10-20 | 支付宝(杭州)信息技术有限公司 | 基于fpga的流水线式指令读取方法及装置 |
Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6253309B1 (en) * | 1998-09-21 | 2001-06-26 | Advanced Micro Devices, Inc. | Forcing regularity into a CISC instruction set by padding instructions |
JP2003511789A (ja) * | 1999-10-14 | 2003-03-25 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | 整列情報をキャッシュするための装置および方法 |
JP2003131945A (ja) * | 2001-10-25 | 2003-05-09 | Hitachi Ltd | キャッシュメモリ装置 |
WO2005041024A2 (en) * | 2003-10-01 | 2005-05-06 | Advanced Micro Devices, Inc. | System and method for handling exceptional instructions in a trace cache based processor |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5179680A (en) * | 1987-04-20 | 1993-01-12 | Digital Equipment Corporation | Instruction storage and cache miss recovery in a high speed multiprocessing parallel processing apparatus |
DE69231011T2 (de) * | 1991-02-08 | 2000-09-28 | Fujitsu Ltd., Kawasaki | Cachespeicher zur Verarbeitung von Befehlsdaten und Datenprozessor mit demselben |
DE69623552T2 (de) * | 1995-03-23 | 2003-05-22 | International Business Machines Corp., Armonk | Objektcode-kompatible darstellung von programmen mit sehr langem befehlswort |
WO1997043710A2 (en) * | 1996-05-15 | 1997-11-20 | Philips Electronics N.V. | Vliw processor which processes compressed instruction format |
TW357318B (en) | 1997-03-18 | 1999-05-01 | Ind Tech Res Inst | Branching forecast and reading device for unspecified command length extra-purity pipeline processor |
US6112299A (en) * | 1997-12-31 | 2000-08-29 | International Business Machines Corporation | Method and apparatus to select the next instruction in a superscalar or a very long instruction word computer having N-way branching |
US6253287B1 (en) | 1998-09-09 | 2001-06-26 | Advanced Micro Devices, Inc. | Using three-dimensional storage to make variable-length instructions appear uniform in two dimensions |
JP3490007B2 (ja) * | 1998-12-17 | 2004-01-26 | 富士通株式会社 | 命令制御装置 |
US6779100B1 (en) * | 1999-12-17 | 2004-08-17 | Hewlett-Packard Development Company, L.P. | Method and device for address translation for compressed instructions |
-
2005
- 2005-07-29 US US11/193,547 patent/US7568070B2/en active Active
-
2006
- 2006-07-26 EP EP06788854A patent/EP1910919A2/en not_active Ceased
- 2006-07-26 WO PCT/US2006/029523 patent/WO2007016393A2/en active Application Filing
- 2006-07-26 KR KR1020087004751A patent/KR101005633B1/ko active IP Right Grant
- 2006-07-26 CN CN201510049939.1A patent/CN104657110B/zh not_active Expired - Fee Related
- 2006-07-26 JP JP2008524216A patent/JP4927840B2/ja not_active Expired - Fee Related
- 2006-07-26 CN CNA2006800343645A patent/CN101268440A/zh active Pending
-
2011
- 2011-10-28 JP JP2011237313A patent/JP5341163B2/ja not_active Expired - Fee Related
Patent Citations (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6253309B1 (en) * | 1998-09-21 | 2001-06-26 | Advanced Micro Devices, Inc. | Forcing regularity into a CISC instruction set by padding instructions |
JP2003511789A (ja) * | 1999-10-14 | 2003-03-25 | アドバンスト・マイクロ・ディバイシズ・インコーポレイテッド | 整列情報をキャッシュするための装置および方法 |
JP2003131945A (ja) * | 2001-10-25 | 2003-05-09 | Hitachi Ltd | キャッシュメモリ装置 |
WO2005041024A2 (en) * | 2003-10-01 | 2005-05-06 | Advanced Micro Devices, Inc. | System and method for handling exceptional instructions in a trace cache based processor |
Cited By (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2009535743A (ja) * | 2006-05-01 | 2009-10-01 | クゥアルコム・インコーポレイテッド | 可変長命令をキャッシングするための方法及び装置 |
JP4755281B2 (ja) * | 2006-05-01 | 2011-08-24 | クゥアルコム・インコーポレイテッド | 可変長命令をキャッシングするための方法及び装置 |
JP2012513067A (ja) * | 2008-12-30 | 2012-06-07 | インテル・コーポレーション | トランザクショナルメモリ(tm)システムにおける読み出し及び書き込み監視属性 |
JP2014006685A (ja) * | 2012-06-25 | 2014-01-16 | Renesas Electronics Corp | 半導体装置 |
Also Published As
Publication number | Publication date |
---|---|
CN104657110B (zh) | 2020-08-18 |
KR20080031981A (ko) | 2008-04-11 |
US7568070B2 (en) | 2009-07-28 |
WO2007016393A3 (en) | 2007-06-28 |
CN101268440A (zh) | 2008-09-17 |
WO2007016393A2 (en) | 2007-02-08 |
JP4927840B2 (ja) | 2012-05-09 |
JP2012074046A (ja) | 2012-04-12 |
KR101005633B1 (ko) | 2011-01-05 |
CN104657110A (zh) | 2015-05-27 |
EP1910919A2 (en) | 2008-04-16 |
US20070028050A1 (en) | 2007-02-01 |
JP5341163B2 (ja) | 2013-11-13 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP5341163B2 (ja) | 可変長命令の固定数を持つ命令キャッシュ | |
JP5837126B2 (ja) | 現在実行している命令セット以外の命令セットから命令をプリロードするシステム、方法およびソフトウェア | |
US7962725B2 (en) | Pre-decoding variable length instructions | |
US6151662A (en) | Data transaction typing for improved caching and prefetching characteristics | |
US7389402B2 (en) | Microprocessor including a configurable translation lookaside buffer | |
US5249286A (en) | Selectively locking memory locations within a microprocessor's on-chip cache | |
US20060259746A1 (en) | Microprocessor and control method thereof | |
JP2004506263A (ja) | 拡張レジスタモードで拡張レジスタセットにアクセスするcpu | |
JP2012530979A (ja) | 所与の範囲のページのキャッシュフラッシュおよび所与の範囲のエントリのtlb無効化を行なうシステム、方法、および装置 | |
JP2008522320A (ja) | ページ内のプログラムカウンター相対アドレスまたは絶対アドレスの分岐命令のためのtlbの抑制 | |
US5396604A (en) | System and method for reducing the penalty associated with data cache misses | |
EP0459233A2 (en) | Selectively locking memory locations within a microprocessor's on-chip cache | |
US9348598B2 (en) | Data processing apparatus and method for pre-decoding instructions to be executed by processing circuitry | |
US10956327B2 (en) | Systems and methods for mitigating dram cache conflicts through hardware assisted redirection of pages (HARP) | |
TWI438681B (zh) | 立即且置換之擷取與解碼機制 | |
CN112559037B (zh) | 一种指令执行方法、单元、装置及系统 | |
US20070011432A1 (en) | Address generation unit with operand recycling | |
CN113568663A (zh) | 代码预取指令 | |
JP3824657B2 (ja) | 1クロックサイクル内でデータをストアするよう構成されたデータメモリユニット、およびその動作方法 | |
TW202416131A (zh) | 用於壓縮操作期間的常數偵測之設備及方法 | |
CN115858022A (zh) | 集群化解码管线的可缩放切换点控制电路系统 | |
US20030088758A1 (en) | Methods and systems for determining valid microprocessor instructions | |
JPH05216761A (ja) | マイクロプロセッサ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20110201 |
|
A601 | Written request for extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A601 Effective date: 20110502 |
|
A602 | Written permission of extension of time |
Free format text: JAPANESE INTERMEDIATE CODE: A602 Effective date: 20110512 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20110530 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20110628 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20111028 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20111104 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20120110 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20120209 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20150217 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4927840 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |