JP2009289863A - Method of manufacturing semiconductor device - Google Patents

Method of manufacturing semiconductor device Download PDF

Info

Publication number
JP2009289863A
JP2009289863A JP2008139129A JP2008139129A JP2009289863A JP 2009289863 A JP2009289863 A JP 2009289863A JP 2008139129 A JP2008139129 A JP 2008139129A JP 2008139129 A JP2008139129 A JP 2008139129A JP 2009289863 A JP2009289863 A JP 2009289863A
Authority
JP
Japan
Prior art keywords
sealing film
semiconductor device
manufacturing
forming
semiconductor wafer
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2008139129A
Other languages
Japanese (ja)
Inventor
Masahiro Ezuka
正博 江塚
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Casio Computer Co Ltd
Original Assignee
Casio Computer Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Casio Computer Co Ltd filed Critical Casio Computer Co Ltd
Priority to JP2008139129A priority Critical patent/JP2009289863A/en
Publication of JP2009289863A publication Critical patent/JP2009289863A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods

Landscapes

  • Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a semiconductor device which has a sealing film provided around a columnar electrode, and in which transverse rupture strength is made higher even when a silicon substrate is reduced in thickness. <P>SOLUTION: The sealing film 11 provided around the columnar electrode 10 is formed of a material obtained by impregnating a base made of glass fiber, glass cloth, aramid fiber, aramid cloth, etc., or a composite base thereof with a thermosetting resin composed of an epoxy resin etc. Consequently, the transverse rupture strength is made higher even when the silicon substrate 1 is reduced in thickness as compared with a case wherein the sealing film 11 is formed of a material prepared by mixing silica particles with an epoxy resin. <P>COPYRIGHT: (C)2010,JPO&INPIT

Description

この発明は半導体装置の製造方法に関する。   The present invention relates to a method for manufacturing a semiconductor device.

従来の半導体装置には、一般的にはCSP(chip size package)と呼ばれるもので、半導体基板上に配線を設け、配線の接続パッド部上面に柱状電極を設け、柱状電極の周囲を封止膜で覆ったものがある(例えば、特許文献1参照)。この場合、半導体基板と封止膜との熱膨張係数差に起因する応力を小さくするために、封止膜の一部はエポキシ樹脂中にシリカ粒子を混入した材料によって形成している。   A conventional semiconductor device is generally called a CSP (chip size package). A wiring is provided on a semiconductor substrate, a columnar electrode is provided on an upper surface of a connection pad portion of the wiring, and a periphery of the columnar electrode is sealed with a sealing film. (For example, refer to Patent Document 1). In this case, in order to reduce the stress caused by the difference in thermal expansion coefficient between the semiconductor substrate and the sealing film, a part of the sealing film is formed of a material in which silica particles are mixed in an epoxy resin.

特開2000−22052号公報JP 2000-22052 A

ところで、上記従来の半導体装置では、封止膜の一部をエポキシ樹脂中にシリカ粒子を混入した材料によって形成しているので、封止膜をエポキシ樹脂のみによって形成する場合と比較して、抗折強度をある程度高めることができる。しかしながら、半導体装置の薄型化を図るために、半導体基板の厚さを薄くすると、仮に封止膜の全体をエポキシ樹脂中にシリカ粒子を混入した材料によって形成しても、抗折強度に限界があるという問題があった。   By the way, in the conventional semiconductor device described above, a part of the sealing film is formed of a material in which silica particles are mixed in an epoxy resin. Folding strength can be increased to some extent. However, if the thickness of the semiconductor substrate is reduced in order to reduce the thickness of the semiconductor device, there is a limit to the bending strength even if the entire sealing film is formed of a material in which silica particles are mixed in an epoxy resin. There was a problem that there was.

そこで、この発明は、半導体基板の厚さを薄くしても、抗折強度をより一層高めることができる半導体装置の製造方法を提供することを目的とする。   Therefore, an object of the present invention is to provide a method for manufacturing a semiconductor device, which can further increase the bending strength even if the thickness of the semiconductor substrate is reduced.

請求項1に記載の発明に係る半導体装置の製造方法は、半導体ウエハ上に複数の柱状電極が形成されたものを準備する工程と、前記柱状電極を含む前記半導体ウエハ上に、基材または複合基材に熱硬化性樹脂または紫外線硬化性樹脂を含浸させた材料からなる封止膜を形成する工程と、前記封止膜の上面側を研削または研磨して前記柱状電極の上面を露出させる工程と、前記半導体ウエハおよび前記封止膜を切断して複数個の半導体装置を得る工程と、を有することを特徴とするものである。
請求項2に記載の発明に係る半導体装置の製造方法は、半導体ウエハ上に複数の柱状電極が形成されたものを準備する工程と、前記柱状電極を含む前記半導体ウエハ上に、基材または複合基材に熱硬化性樹脂または紫外線硬化性樹脂を含浸させた材料からなる封止膜を形成する工程と、前記柱状電極の上面の一部に対応する部分における前記封止膜に開口部を形成する工程と、前記半導体ウエハおよび前記封止膜を切断して複数個の半導体装置を得る工程と、を有することを特徴とするものである。
請求項3に記載の発明に係る半導体装置の製造方法は、請求項1または2に記載の発明において、前記封止膜を形成する工程は、前記柱状電極を含む前記半導体ウエハ上に、基材または複合基材に熱硬化性樹脂または紫外線硬化性樹脂を含浸させ、前記熱硬化性樹脂または前記紫外線硬化性樹脂を半硬化状態にしてシート状とした封止膜形成用シートを配置し、加熱加圧または紫外線照射により、前記封止膜形成用シート中の熱硬化性樹脂または前記紫外線硬化性樹脂を流動させる工程を含むことを特徴とするものである。
請求項4に記載の発明に係る半導体装置の製造方法は、請求項1または2に記載の発明において、前記切断工程の前に、前記半導体ウエハの裏面を研削または研磨する工程を有することを特徴とするものである。
請求項5に記載の発明に係る半導体装置の製造方法は、請求項1に記載の発明において、前記切断工程の前に、前記柱状電極の上面に半田ボールを形成する工程を有することを特徴とするものである。
請求項6に記載の発明に係る半導体装置の製造方法は、請求項2に記載の発明において、前記封止膜に開口部を形成する工程は、レーザビームの照射によるレーザ加工によりあるいはメカニカルドリルを用いて行なうことを特徴とするものである。
請求項7に記載の発明に係る半導体装置の製造方法は、請求項2に記載の発明において、前記切断工程の前に、前記封止膜の開口部内およびその上方に半田ボールを形成する工程を有することを特徴とするものである。
請求項8に記載の発明に係る半導体装置の製造方法は、請求項2に記載の発明において、前記切断工程の前に、前記封止膜の開口部内およびその上方に無電解メッキにより突起電極を形成する工程を有することを特徴とするものである。
請求項9に記載の発明に係る半導体装置の製造方法は、請求項2に記載の発明において、前記切断工程の前に、前記封止膜の開口部内に金属膜を形成し、前記金属膜上に突起電極を形成する工程を有することを特徴とするものである。
請求項10に記載の発明に係る半導体装置の製造方法は、請求項9に記載の発明において、前記突起電極は円錐形状であることを特徴とするものである。
According to a first aspect of the present invention, there is provided a method for manufacturing a semiconductor device, comprising: preparing a semiconductor wafer having a plurality of columnar electrodes formed thereon; and forming a substrate or a composite on the semiconductor wafer including the columnar electrodes. Forming a sealing film made of a material in which a base material is impregnated with a thermosetting resin or an ultraviolet curable resin, and grinding or polishing an upper surface side of the sealing film to expose an upper surface of the columnar electrode And a step of cutting the semiconductor wafer and the sealing film to obtain a plurality of semiconductor devices.
According to a second aspect of the present invention, there is provided a method of manufacturing a semiconductor device comprising: a step of preparing a semiconductor wafer having a plurality of columnar electrodes formed thereon; and a substrate or a composite on the semiconductor wafer including the columnar electrodes. Forming a sealing film made of a material in which a base material is impregnated with a thermosetting resin or an ultraviolet curable resin, and forming an opening in the sealing film in a portion corresponding to a part of the upper surface of the columnar electrode And a step of cutting the semiconductor wafer and the sealing film to obtain a plurality of semiconductor devices.
According to a third aspect of the present invention, there is provided a method for manufacturing a semiconductor device according to the first or second aspect of the present invention, wherein the step of forming the sealing film includes forming a base material on the semiconductor wafer including the columnar electrode. Alternatively, the composite substrate is impregnated with a thermosetting resin or an ultraviolet curable resin, and a sheet for forming a sealing film in which the thermosetting resin or the ultraviolet curable resin is in a semi-cured state is disposed and heated. It includes a step of flowing the thermosetting resin or the ultraviolet curable resin in the sealing film forming sheet by pressurization or ultraviolet irradiation.
According to a fourth aspect of the present invention, there is provided a method for manufacturing a semiconductor device according to the first or second aspect of the present invention, further comprising a step of grinding or polishing a back surface of the semiconductor wafer before the cutting step. It is what.
According to a fifth aspect of the present invention, there is provided a method for manufacturing a semiconductor device according to the first aspect of the present invention, comprising the step of forming a solder ball on the upper surface of the columnar electrode before the cutting step. To do.
According to a sixth aspect of the present invention, in the semiconductor device manufacturing method according to the second aspect of the present invention, the step of forming the opening in the sealing film may be performed by laser processing by laser beam irradiation or by using a mechanical drill. It is characterized by being used.
According to a seventh aspect of the present invention, there is provided a method for manufacturing a semiconductor device according to the second aspect of the present invention, comprising the step of forming solder balls in and above the opening of the sealing film before the cutting step. It is characterized by having.
According to an eighth aspect of the present invention, there is provided a method for manufacturing a semiconductor device according to the second aspect of the present invention, wherein, before the cutting step, a protruding electrode is formed by electroless plating in and above the opening of the sealing film. It has the process of forming, It is characterized by the above-mentioned.
According to a ninth aspect of the present invention, in the semiconductor device manufacturing method according to the second aspect of the present invention, the metal film is formed in the opening of the sealing film before the cutting step, and the metal film is formed on the metal film. And a step of forming a protruding electrode.
According to a tenth aspect of the present invention, there is provided a method for manufacturing a semiconductor device according to the ninth aspect, wherein the protruding electrode has a conical shape.

この発明によれば、基材または複合基材に熱硬化性樹脂または紫外線硬化性樹脂を含浸させた材料によって封止膜を形成しているので、エポキシ樹脂中にシリカ粒子を混入した材料によって封止膜を形成する場合と比較して、半導体基板の厚さを薄くしても、抗折強度をより一層高めることができる。   According to this invention, since the sealing film is formed of the material in which the base material or the composite base material is impregnated with the thermosetting resin or the ultraviolet curable resin, the sealing is performed with the material in which the silica particles are mixed in the epoxy resin. Even if the thickness of the semiconductor substrate is reduced as compared with the case where the stop film is formed, the bending strength can be further increased.

(第1実施形態)
図1はこの発明の第1実施形態としての製造方法により製造された半導体装置の断面図を示す。この半導体装置は、一般的にはCSPと呼ばれるものであり、シリコン基板(半導体基板)1を備えている。シリコン基板1の上面には所定の機能の集積回路(図示せず)が設けられ、上面周辺部にはアルミニウム系金属等からなる複数の接続パッド2が集積回路に接続されて設けられている。
(First embodiment)
FIG. 1 shows a cross-sectional view of a semiconductor device manufactured by the manufacturing method according to the first embodiment of the present invention. This semiconductor device is generally called a CSP and includes a silicon substrate (semiconductor substrate) 1. An integrated circuit (not shown) having a predetermined function is provided on the upper surface of the silicon substrate 1, and a plurality of connection pads 2 made of aluminum-based metal or the like are provided on the periphery of the upper surface so as to be connected to the integrated circuit.

接続パッド2の中央部を除くシリコン基板1の上面には酸化シリコン等からなる絶縁膜3が設けられ、接続パッド2の中央部は絶縁膜3に設けられた開口部4を介して露出されている。絶縁膜3の上面にはポリイミド系樹脂等からなる保護膜5が設けられている。絶縁膜3の開口部4に対応する部分における保護膜5には開口部6が設けられている。   An insulating film 3 made of silicon oxide or the like is provided on the upper surface of the silicon substrate 1 excluding the central portion of the connection pad 2, and the central portion of the connection pad 2 is exposed through an opening 4 provided in the insulating film 3. Yes. A protective film 5 made of polyimide resin or the like is provided on the upper surface of the insulating film 3. An opening 6 is provided in the protective film 5 at a portion corresponding to the opening 4 of the insulating film 3.

保護膜5の上面には配線7が設けられている。配線7は、保護膜5の上面に設けられた銅等からなる下地金属層8と、下地金属層8の上面に設けられた銅からなる上部金属層9との2層構造となっている。配線7の一端部は、絶縁膜3および保護膜5の開口部4、6を介して接続パッド2に接続されている。配線7の接続パッド部上面には銅からなる柱状電極10が設けられている。   A wiring 7 is provided on the upper surface of the protective film 5. The wiring 7 has a two-layer structure of a base metal layer 8 made of copper or the like provided on the upper surface of the protective film 5 and an upper metal layer 9 made of copper provided on the upper surface of the base metal layer 8. One end of the wiring 7 is connected to the connection pad 2 through the openings 4 and 6 of the insulating film 3 and the protective film 5. A columnar electrode 10 made of copper is provided on the upper surface of the connection pad portion of the wiring 7.

配線7を含む保護膜5の上面には、すなわち、柱状電極10の周囲には封止膜11がその上面が柱状電極10の上面と面一となるように設けられている。封止膜11は、ガラス繊維、ガラス布、アラミド繊維、アラミド布等からなる基材またはそれらの複合基材に熱硬化型のエポキシ系樹脂等からなる熱硬化性樹脂を含浸させた材料からなっている。柱状電極10の上面には半田ボール12が設けられている。   A sealing film 11 is provided on the upper surface of the protective film 5 including the wiring 7, that is, around the columnar electrode 10 so that the upper surface thereof is flush with the upper surface of the columnar electrode 10. The sealing film 11 is made of a material in which a base material made of glass fiber, glass cloth, aramid fiber, aramid cloth or the like or a composite base material thereof is impregnated with a thermosetting resin made of a thermosetting epoxy resin or the like. ing. A solder ball 12 is provided on the upper surface of the columnar electrode 10.

以上のように、この半導体装置では、封止膜11をガラス繊維、ガラス布、アラミド繊維、アラミド布等からなる基材またはそれらの複合基材に熱硬化型のエポキシ系樹脂等からなる熱硬化性樹脂を含浸させた材料によって形成しているので、封止膜11をエポキシ樹脂中にシリカ粒子を混入した材料によって形成する場合と比較して、シリコン基板1の厚さを薄くしても、抗折強度をより一層高めることができる。   As described above, in this semiconductor device, the sealing film 11 is formed by thermosetting a base material made of glass fiber, glass cloth, aramid fiber, aramid cloth or the like or a composite base material made of thermosetting epoxy resin or the like. Since the sealing film 11 is formed of a material impregnated with a conductive resin, the thickness of the silicon substrate 1 can be reduced compared to the case where the sealing film 11 is formed of a material in which silica particles are mixed in an epoxy resin. The bending strength can be further increased.

次に、この半導体装置の製造方法の一例について説明する。まず、図2に示すように、ウエハ状態のシリコン基板(以下、半導体ウエハ21という)上にアルミニウム系金属等からなる接続パッド2、酸化シリコン等からなる絶縁膜3、ポリイミド系樹脂等からなる保護膜5、配線7(銅等からなる下地金属層8および銅からなる上部金属層9)および銅からなる柱状電極10が形成されたものを準備する。   Next, an example of a method for manufacturing this semiconductor device will be described. First, as shown in FIG. 2, on a silicon substrate in a wafer state (hereinafter referred to as a semiconductor wafer 21), a connection pad 2 made of aluminum metal or the like, an insulating film 3 made of silicon oxide or the like, a protection made of polyimide resin or the like. A film 5, wiring 7 (a base metal layer 8 made of copper and an upper metal layer 9 made of copper) and a columnar electrode 10 made of copper are prepared.

この場合、半導体ウエハ21の各半導体装置が形成される領域には所定の機能の集積回路が形成され、接続パッド2はそれぞれ対応する領域に形成された集積回路に電気的に接続されている。また、半導体ウエハ21の厚さは、図1に示すシリコン基板1の厚さよりもある程度厚くなっている。なお、図2において、符号22で示す領域はダイシングストリートに対応する領域である。   In this case, an integrated circuit having a predetermined function is formed in a region of the semiconductor wafer 21 where each semiconductor device is formed, and the connection pads 2 are electrically connected to the integrated circuits formed in the corresponding regions. Further, the thickness of the semiconductor wafer 21 is somewhat thicker than the thickness of the silicon substrate 1 shown in FIG. In FIG. 2, an area indicated by reference numeral 22 is an area corresponding to dicing street.

次に、図3に示すように、すべての柱状電極10の上面に封止膜形成用シート11aを配置する。封止膜形成用シート11aは、ガラス繊維、ガラス布、アラミド繊維、アラミド布等からなる基材またはそれらの複合基材に熱硬化型のエポキシ系樹脂等からなる熱硬化性樹脂を含浸させ、熱硬化性樹脂を半硬化状態にしてシート状としたものである。次に、封止膜形成用シート11aの上面に離型フィルム23を配置する。   Next, as shown in FIG. 3, the sealing film forming sheet 11 a is disposed on the upper surfaces of all the columnar electrodes 10. The sealing film forming sheet 11a impregnates a base material made of glass fiber, glass cloth, aramid fiber, aramid cloth or the like or a composite base material thereof with a thermosetting resin made of a thermosetting epoxy resin or the like, The thermosetting resin is made into a semi-cured state to form a sheet. Next, the release film 23 is arrange | positioned on the upper surface of the sheet | seat 11a for sealing film formation.

次に、図4に示すように、一対の加熱加圧板24、25を用いて上下から封止膜形成用シート11aを加熱加圧する。この加熱加圧により、封止膜形成用シート11a中の熱硬化性樹脂が流動し、配線7および柱状電極10を含む保護膜5の上面に封止膜11がその厚さが柱状電極10の高さよりも厚くなるように形成される。したがって、この状態では、柱状電極10の上面は封止膜11によって覆われている。   Next, as shown in FIG. 4, the sealing film forming sheet 11 a is heated and pressurized from above and below using a pair of heating and pressing plates 24 and 25. By this heating and pressing, the thermosetting resin in the sealing film forming sheet 11 a flows, and the sealing film 11 has a thickness of the columnar electrode 10 on the upper surface of the protective film 5 including the wiring 7 and the columnar electrode 10. It is formed to be thicker than the height. Therefore, in this state, the upper surface of the columnar electrode 10 is covered with the sealing film 11.

この場合、離型フィルム23は上側の加熱加圧板24の下面に封止膜形成用シート11a中の流動化したエポキシ系樹脂等からなる熱硬化性樹脂が不要に付着するのを確実に防止し、上側の加熱加圧板24をそのまま再使用することができるようにするためのものである。   In this case, the release film 23 reliably prevents unnecessary adhesion of the thermosetting resin made of fluidized epoxy resin or the like in the sealing film forming sheet 11a to the lower surface of the upper heating and pressing plate 24. The upper heating and pressure plate 24 can be reused as it is.

次に、封止膜11の上面側を適宜に研削または研磨し、図5に示すように、柱状電極10の上面を露出させ、且つ、この露出された柱状電極10の上面を含む封止膜11の上面を平坦化する。ここで、上記封止膜形成用シート11aを用いて封止膜11を形成する方法では、印刷法により液状樹脂を塗布し、硬化させて封止膜を形成する方法(以下、印刷法という)と比較して、図4の状態における封止膜11の厚さの制御が容易である。   Next, the upper surface side of the sealing film 11 is appropriately ground or polished so that the upper surface of the columnar electrode 10 is exposed and the sealing film including the exposed upper surface of the columnar electrode 10 as shown in FIG. 11 is flattened. Here, in the method of forming the sealing film 11 using the sealing film forming sheet 11a, a method of forming a sealing film by applying and curing a liquid resin by a printing method (hereinafter referred to as a printing method). As compared with the above, it is easy to control the thickness of the sealing film 11 in the state of FIG.

したがって、図4の状態における封止膜11の柱状電極10上における厚さを、印刷法と比較して、薄くすることができる。この結果、印刷法と比較して、封止膜11の上面側の研削または研磨時間を短縮することができ、また封止膜11の上面側の研削または研磨に伴う半導体ウエハ21へのストレスを低減することができ、さらに封止樹脂の使用量を低減することができる。   Therefore, the thickness of the sealing film 11 on the columnar electrode 10 in the state of FIG. 4 can be reduced as compared with the printing method. As a result, as compared with the printing method, the grinding or polishing time on the upper surface side of the sealing film 11 can be shortened, and stress on the semiconductor wafer 21 accompanying the grinding or polishing on the upper surface side of the sealing film 11 can be reduced. The amount of sealing resin used can be further reduced.

次に、図6に示すように、半導体ウエハ21の厚さを薄くするため、半導体ウエハ21の下面(裏面)を適宜に研削または研磨する。次に、図7に示すように、柱状電極10の上面に半田ボール12を形成する。次に、図8に示すように、ダイシングストリート22に沿って、封止膜11、保護膜5、絶縁膜3および半導体ウエハ21を切断すると、図1に示す半導体装置が複数個得られる。   Next, as shown in FIG. 6, in order to reduce the thickness of the semiconductor wafer 21, the lower surface (back surface) of the semiconductor wafer 21 is appropriately ground or polished. Next, as shown in FIG. 7, solder balls 12 are formed on the upper surface of the columnar electrode 10. Next, as shown in FIG. 8, when the sealing film 11, the protective film 5, the insulating film 3 and the semiconductor wafer 21 are cut along the dicing street 22, a plurality of semiconductor devices shown in FIG. 1 are obtained.

(第2実施形態)
図9はこの発明の第2実施形態としての製造方法により製造された半導体装置の断面図を示す。この半導体装置において、図1に示す半導体装置と異なる点は、封止膜11の上面を柱状電極10の上面よりも高くし、柱状電極10の上面中央部に対応する部分における封止膜11に開口部13を設け、封止膜11の開口部13内およびその上方に半田ボール12を柱状電極10の上面に接続させて設けた点である。
(Second Embodiment)
FIG. 9 is a sectional view of a semiconductor device manufactured by the manufacturing method according to the second embodiment of the present invention. This semiconductor device is different from the semiconductor device shown in FIG. 1 in that the upper surface of the sealing film 11 is made higher than the upper surface of the columnar electrode 10 and the sealing film 11 in the portion corresponding to the center of the upper surface of the columnar electrode 10 is used. The opening 13 is provided, and the solder ball 12 is connected to the upper surface of the columnar electrode 10 in and above the opening 13 of the sealing film 11.

次に、この半導体装置の製造方法の一例について説明する。この場合、図4に示す工程後に、図10に示すように、柱状電極10の上面中央部に対応する部分における封止膜11に、レーザビームの照射によるレーザ加工によりあるいはメカニカルドリルを用いて、開口部13を形成する。この場合、印刷法と比較して、図4の状態における封止膜11の柱状電極10上における厚さを薄くすることができるので、開口部13形成時間を短縮することができる。   Next, an example of a method for manufacturing this semiconductor device will be described. In this case, after the step shown in FIG. 4, as shown in FIG. 10, the sealing film 11 in the portion corresponding to the central portion of the upper surface of the columnar electrode 10 is subjected to laser processing by laser beam irradiation or using a mechanical drill. Opening 13 is formed. In this case, compared with the printing method, the thickness of the sealing film 11 on the columnar electrode 10 in the state shown in FIG. 4 can be reduced, so that the time for forming the opening 13 can be shortened.

次に、図示していないが、半導体ウエハ21の裏面を適宜に研削または研磨する。次に、封止膜11の開口部13内およびその上方に半田ボール12を柱状電極10の上面に接続させて形成する。この場合、半田ボール12の元となる球状の半田ボールを配置するとき、封止膜11の開口部13内に一度入り込んだ球状の半田ボールが出にくいようにすることができる。次に、ダイシング工程を経ると、図9に示す半導体装置が複数個得られる。   Next, although not shown, the back surface of the semiconductor wafer 21 is appropriately ground or polished. Next, a solder ball 12 is formed in the opening 13 of the sealing film 11 and above it by connecting it to the upper surface of the columnar electrode 10. In this case, when the spherical solder ball that is the base of the solder ball 12 is arranged, it is possible to make it difficult for the spherical solder ball that has once entered the opening 13 of the sealing film 11 to come out. Next, through a dicing process, a plurality of semiconductor devices shown in FIG. 9 are obtained.

ところで、この半導体装置の製造方法では、柱状電極10の上面中央部に対応する部分における封止膜11に開口部13を形成しているだけで、封止膜11の上面側の研削または研磨を全く行なっていないので、封止膜11の上面側の研削または研磨に伴う半導体ウエハ21へのストレスを皆無とすることができる。   By the way, in this method for manufacturing a semiconductor device, the upper surface side of the sealing film 11 is ground or polished only by forming the opening 13 in the sealing film 11 in the portion corresponding to the center of the upper surface of the columnar electrode 10. Since it is not performed at all, the stress on the semiconductor wafer 21 due to grinding or polishing of the upper surface side of the sealing film 11 can be eliminated.

(第3実施形態)
図11はこの発明の第3実施形態としての製造方法により製造された半導体装置の断面図を示す。この半導体装置において、図9に示す半導体装置と異なる点は、封止膜11の開口部13内およびその上方に銅の無電解メッキよりきのこ形状の突起電極14を柱状電極10の上面に接続させて設けた点である。
(Third embodiment)
FIG. 11 is a sectional view of a semiconductor device manufactured by the manufacturing method according to the third embodiment of the present invention. This semiconductor device is different from the semiconductor device shown in FIG. 9 in that a mushroom-shaped protruding electrode 14 is connected to the upper surface of the columnar electrode 10 by electroless plating of copper in and above the opening 13 of the sealing film 11. It is a point that was provided.

次に、この半導体装置の製造方法の一例について説明する。この場合、図10に示す工程後に、図示していないが、半導体ウエハ21の裏面を適宜に研削または研磨する。次に、封止膜11の開口部13内およびその上方に銅の無電解メッキよりきのこ形状の突起電極14を柱状電極10の上面に接続させて形成する。次に、ダイシング工程を経ると、図11に示す半導体装置が複数個得られる。   Next, an example of a method for manufacturing this semiconductor device will be described. In this case, after the step shown in FIG. 10, although not shown, the back surface of the semiconductor wafer 21 is appropriately ground or polished. Next, a mushroom-shaped protruding electrode 14 is formed on the upper surface of the columnar electrode 10 in and above the opening 13 of the sealing film 11 by electroless plating of copper. Next, through a dicing process, a plurality of semiconductor devices shown in FIG. 11 are obtained.

なお、突起電極14の材料は錫−銀であってもよい。この場合、錫−銀の無電解メッキより突起電極14を形成するようにしてもよいが、まず封止膜11の開口部13内における柱状電極10の上面にニッケルの無電解メッキにより拡散防止層を形成し、次いでその上に錫−銀の無電解メッキより突起電極を形成するようにしてもよい。   The material of the protruding electrode 14 may be tin-silver. In this case, the protruding electrode 14 may be formed by tin-silver electroless plating. First, the diffusion preventing layer is formed on the upper surface of the columnar electrode 10 in the opening 13 of the sealing film 11 by electroless plating of nickel. Then, a protruding electrode may be formed thereon by tin-silver electroless plating.

(第4実施形態)
図12はこの発明の第4実施形態としての製造方法により製造された半導体装置の断面図を示す。この半導体装置において、図9に示す半導体装置と異なる点は、封止膜11の開口部13内における柱状電極10の上面に銅等からなる金属膜15を設け、金属膜15の上面に銅等からなる円錐形状の突起電極16を設けた点である。
(Fourth embodiment)
FIG. 12 is a sectional view of a semiconductor device manufactured by the manufacturing method according to the fourth embodiment of the present invention. This semiconductor device is different from the semiconductor device shown in FIG. 9 in that a metal film 15 made of copper or the like is provided on the upper surface of the columnar electrode 10 in the opening 13 of the sealing film 11, and copper or the like is formed on the upper surface of the metal film 15. This is a point in which a conical protruding electrode 16 is provided.

次に、この半導体装置の製造方法の一例について説明する。この場合、図10に示す工程後に、図示していないが、半導体ウエハ21の裏面を適宜に研削または研磨する。次に、封止膜11の開口部13内における柱状電極10の上面に金属膜15を形成する。金属膜15の形成方法としては、粒径がナノオーダーの銅等からなる金属粒子を含む金属ナノインクをインクジェットヘッドにより塗布し、焼成する方法がある。この場合、封止膜11の開口部13の内壁面が堰として機能することにより、封止膜11の上面への金属ナノインクの不要な流出を防止することができる。   Next, an example of a method for manufacturing this semiconductor device will be described. In this case, after the step shown in FIG. 10, although not shown, the back surface of the semiconductor wafer 21 is appropriately ground or polished. Next, the metal film 15 is formed on the upper surface of the columnar electrode 10 in the opening 13 of the sealing film 11. As a method for forming the metal film 15, there is a method in which a metal nano ink containing metal particles made of copper having a particle size of nano order is applied by an ink jet head and baked. In this case, since the inner wall surface of the opening 13 of the sealing film 11 functions as a weir, unnecessary outflow of the metal nano ink to the upper surface of the sealing film 11 can be prevented.

次に、図示しない金型の下面に複数設けられた円錐形状の凹部内に銅等からなる突起電極16が形成されたものを用い、金型で加圧しながら、金型の下面の凹部内に形成された突起電極16を金属膜15の上面に金属結合させる。次に、ダイシング工程を経ると、図12に示す半導体装置が複数個得られる。   Next, a plurality of conical recesses provided on the lower surface of the mold (not shown) in which the protruding electrodes 16 made of copper or the like are formed are used. The formed protruding electrode 16 is metal-bonded to the upper surface of the metal film 15. Next, through a dicing process, a plurality of semiconductor devices shown in FIG. 12 are obtained.

(その他の実施形態)
上記各実施形態では、封止膜形成用シート11aとして、ガラス繊維、ガラス布、アラミド繊維、アラミド布等からなる基材またはそれらの複合基材に熱硬化型のエポキシ系樹脂等からなる熱硬化性樹脂を含浸させ、熱硬化性樹脂を半硬化状態にしてシート状となしたものを用いた場合について説明したが、これに限定されるものではない。
(Other embodiments)
In each of the above-described embodiments, as the sealing film forming sheet 11a, a base material made of glass fiber, glass cloth, aramid fiber, aramid cloth or the like, or a thermosetting type epoxy resin or the like on a composite base material thereof. Although the case where the thermosetting resin was impregnated and the thermosetting resin was made into a semi-cured state and used as a sheet was described, it is not limited to this.

例えば、封止膜形成用シート11aとして、ガラス繊維、ガラス布、アラミド繊維、アラミド布等からなる基材またはそれらの複合基材に紫外線硬化型のエポキシ系樹脂等からなる紫外線硬化性樹脂を含浸させ、紫外線硬化性樹脂を半硬化状態にしてシート状となしたものを用いてもよい。   For example, as the sealing film forming sheet 11a, a base material made of glass fiber, glass cloth, aramid fiber, aramid cloth or the like or a composite base material thereof is impregnated with an ultraviolet curable resin made of an ultraviolet curable epoxy resin or the like. It is also possible to use an ultraviolet curable resin in a semi-cured state to form a sheet.

この場合、紫外線の照射のみによって紫外線硬化型のエポキシ系樹脂等を硬化させるようにしてもよいが、紫外線硬化型のエポキシ系樹脂等の硬化の面内均一性を向上させて膜厚精度を向上させるために、まず紫外線の照射により仮硬化を行ない、次いで赤外線の照射によりあるいは加熱炉を用いての加熱により本硬化を行なうようにしてもよい。   In this case, the UV curable epoxy resin or the like may be cured only by UV irradiation, but the in-plane uniformity of curing of the UV curable epoxy resin or the like is improved to improve the film thickness accuracy. For this purpose, first, temporary curing may be performed by irradiation with ultraviolet rays, and then main curing may be performed by irradiation with infrared rays or heating using a heating furnace.

この発明の第1実施形態としての製造方法により製造された半導体装置の断面図。Sectional drawing of the semiconductor device manufactured by the manufacturing method as 1st Embodiment of this invention. 図1に示す半導体装置の製造方法の一例において、当初準備したものの断面図。Sectional drawing of what was initially prepared in an example of the manufacturing method of the semiconductor device shown in FIG. 図2に続く工程の断面図。Sectional drawing of the process following FIG. 図3に続く工程の断面図。Sectional drawing of the process following FIG. 図4に続く工程の断面図。Sectional drawing of the process following FIG. 図5に続く工程の断面図。Sectional drawing of the process following FIG. 図6に続く工程の断面図。Sectional drawing of the process following FIG. 図7に続く工程の断面図。Sectional drawing of the process following FIG. この発明の第2実施形態としての製造方法により製造された半導体装置の断面図。Sectional drawing of the semiconductor device manufactured by the manufacturing method as 2nd Embodiment of this invention. 図9に示す半導体装置の製造方法の一例において、所定の工程の断面図。Sectional drawing of a predetermined | prescribed process in an example of the manufacturing method of the semiconductor device shown in FIG. この発明の第3実施形態としての製造方法により製造された半導体装置の断面図。Sectional drawing of the semiconductor device manufactured by the manufacturing method as 3rd Embodiment of this invention. この発明の第4実施形態としての製造方法により製造された半導体装置の断面図。Sectional drawing of the semiconductor device manufactured by the manufacturing method as 4th Embodiment of this invention.

符号の説明Explanation of symbols

1 シリコン基板
2 接続パッド
3 絶縁膜
5 保護膜
7 配線
10 柱状電極
11 封止膜
12 半田ボール
13 開口部
14 突起電極
15 金属膜
16 突起電極
21 半導体ウエハ
22 ダイシングストリート
DESCRIPTION OF SYMBOLS 1 Silicon substrate 2 Connection pad 3 Insulating film 5 Protective film 7 Wiring 10 Columnar electrode 11 Sealing film 12 Solder ball 13 Opening 14 Projection electrode 15 Metal film 16 Projection electrode 21 Semiconductor wafer 22 Dicing street

Claims (10)

半導体ウエハ上に複数の柱状電極が形成されたものを準備する工程と、
前記柱状電極を含む前記半導体ウエハ上に、基材または複合基材に熱硬化性樹脂または紫外線硬化性樹脂を含浸させた材料からなる封止膜を形成する工程と、
前記封止膜の上面側を研削または研磨して前記柱状電極の上面を露出させる工程と、
前記半導体ウエハおよび前記封止膜を切断して複数個の半導体装置を得る工程と、
を有することを特徴とする半導体装置の製造方法。
Preparing a plurality of columnar electrodes formed on a semiconductor wafer;
Forming a sealing film made of a material obtained by impregnating a base material or a composite base material with a thermosetting resin or an ultraviolet curable resin on the semiconductor wafer including the columnar electrodes;
Grinding or polishing the upper surface side of the sealing film to expose the upper surface of the columnar electrode;
Cutting the semiconductor wafer and the sealing film to obtain a plurality of semiconductor devices;
A method for manufacturing a semiconductor device, comprising:
半導体ウエハ上に複数の柱状電極が形成されたものを準備する工程と、
前記柱状電極を含む前記半導体ウエハ上に、基材または複合基材に熱硬化性樹脂または紫外線硬化性樹脂を含浸させた材料からなる封止膜を形成する工程と、
前記柱状電極の上面の一部に対応する部分における前記封止膜に開口部を形成する工程と、
前記半導体ウエハおよび前記封止膜を切断して複数個の半導体装置を得る工程と、
を有することを特徴とする半導体装置の製造方法。
Preparing a plurality of columnar electrodes formed on a semiconductor wafer;
Forming a sealing film made of a material obtained by impregnating a base material or a composite base material with a thermosetting resin or an ultraviolet curable resin on the semiconductor wafer including the columnar electrodes;
Forming an opening in the sealing film in a portion corresponding to a part of the upper surface of the columnar electrode;
Cutting the semiconductor wafer and the sealing film to obtain a plurality of semiconductor devices;
A method for manufacturing a semiconductor device, comprising:
請求項1または2に記載の発明において、前記封止膜を形成する工程は、前記柱状電極を含む前記半導体ウエハ上に、基材または複合基材に熱硬化性樹脂または紫外線硬化性樹脂を含浸させ、前記熱硬化性樹脂または前記紫外線硬化性樹脂を半硬化状態にしてシート状とした封止膜形成用シートを配置し、加熱加圧または紫外線照射により、前記封止膜形成用シート中の熱硬化性樹脂または前記紫外線硬化性樹脂を流動させる工程を含むことを特徴とする半導体装置の製造方法。   3. The invention according to claim 1, wherein the step of forming the sealing film includes impregnating a base material or a composite base material with a thermosetting resin or an ultraviolet curable resin on the semiconductor wafer including the columnar electrode. A sealing film forming sheet in the form of a sheet in a semi-cured state of the thermosetting resin or the ultraviolet curable resin, and by heating and pressing or ultraviolet irradiation, A method of manufacturing a semiconductor device, comprising a step of flowing a thermosetting resin or the ultraviolet curable resin. 請求項1または2に記載の発明において、前記切断工程の前に、前記半導体ウエハの裏面を研削または研磨する工程を有することを特徴とする半導体装置の製造方法。   3. The method of manufacturing a semiconductor device according to claim 1, further comprising a step of grinding or polishing a back surface of the semiconductor wafer before the cutting step. 請求項1に記載の発明において、前記切断工程の前に、前記柱状電極の上面に半田ボールを形成する工程を有することを特徴とする半導体装置の製造方法。   2. The method of manufacturing a semiconductor device according to claim 1, further comprising a step of forming a solder ball on an upper surface of the columnar electrode before the cutting step. 請求項2に記載の発明において、前記封止膜に開口部を形成する工程は、レーザビームの照射によるレーザ加工によりあるいはメカニカルドリルを用いて行なうことを特徴とする半導体装置の製造方法。   3. The method for manufacturing a semiconductor device according to claim 2, wherein the step of forming the opening in the sealing film is performed by laser processing by laser beam irradiation or using a mechanical drill. 請求項2に記載の発明において、前記切断工程の前に、前記封止膜の開口部内およびその上方に半田ボールを形成する工程を有することを特徴とする半導体装置の製造方法。   3. The method of manufacturing a semiconductor device according to claim 2, further comprising a step of forming solder balls in and above the opening of the sealing film before the cutting step. 請求項2に記載の発明において、前記切断工程の前に、前記封止膜の開口部内およびその上方に無電解メッキにより突起電極を形成する工程を有することを特徴とする半導体装置の製造方法。   3. The method of manufacturing a semiconductor device according to claim 2, further comprising a step of forming a protruding electrode by electroless plating in and above the opening of the sealing film before the cutting step. 請求項2に記載の発明において、前記切断工程の前に、前記封止膜の開口部内に金属膜を形成し、前記金属膜上に突起電極を形成する工程を有することを特徴とする半導体装置の製造方法。   3. The semiconductor device according to claim 2, further comprising a step of forming a metal film in the opening of the sealing film and forming a protruding electrode on the metal film before the cutting step. Manufacturing method. 請求項9に記載の発明において、前記突起電極は円錐形状であることを特徴とする半導体装置の製造方法。   10. The method of manufacturing a semiconductor device according to claim 9, wherein the protruding electrode has a conical shape.
JP2008139129A 2008-05-28 2008-05-28 Method of manufacturing semiconductor device Pending JP2009289863A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008139129A JP2009289863A (en) 2008-05-28 2008-05-28 Method of manufacturing semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008139129A JP2009289863A (en) 2008-05-28 2008-05-28 Method of manufacturing semiconductor device

Publications (1)

Publication Number Publication Date
JP2009289863A true JP2009289863A (en) 2009-12-10

Family

ID=41458817

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008139129A Pending JP2009289863A (en) 2008-05-28 2008-05-28 Method of manufacturing semiconductor device

Country Status (1)

Country Link
JP (1) JP2009289863A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012074461A (en) * 2010-09-28 2012-04-12 Teramikros Inc Semiconductor device, and method of manufacturing the same
JP2012079725A (en) * 2010-09-30 2012-04-19 Teramikros Inc Semiconductor device and method of manufacturing the same
CN104269361A (en) * 2014-10-10 2015-01-07 禾邦电子(苏州)有限公司 Method for packaging semiconductor chip
JP2015012139A (en) * 2013-06-28 2015-01-19 凸版印刷株式会社 Semiconductor device and manufacturing method of the same

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001060591A (en) * 1999-08-23 2001-03-06 Rohm Co Ltd Manufacture of semiconductor device
JP2001203297A (en) * 2000-01-19 2001-07-27 Oki Electric Ind Co Ltd Producing method for semiconductor device
JP2004056026A (en) * 2002-07-24 2004-02-19 Casio Comput Co Ltd Connection terminal forming method
JP2005216939A (en) * 2004-01-27 2005-08-11 Casio Comput Co Ltd Semiconductor device
JP2005302816A (en) * 2004-04-07 2005-10-27 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacturing method

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2001060591A (en) * 1999-08-23 2001-03-06 Rohm Co Ltd Manufacture of semiconductor device
JP2001203297A (en) * 2000-01-19 2001-07-27 Oki Electric Ind Co Ltd Producing method for semiconductor device
JP2004056026A (en) * 2002-07-24 2004-02-19 Casio Comput Co Ltd Connection terminal forming method
JP2005216939A (en) * 2004-01-27 2005-08-11 Casio Comput Co Ltd Semiconductor device
JP2005302816A (en) * 2004-04-07 2005-10-27 Matsushita Electric Ind Co Ltd Semiconductor device and its manufacturing method

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012074461A (en) * 2010-09-28 2012-04-12 Teramikros Inc Semiconductor device, and method of manufacturing the same
JP2012079725A (en) * 2010-09-30 2012-04-19 Teramikros Inc Semiconductor device and method of manufacturing the same
US9252099B2 (en) 2010-09-30 2016-02-02 Tera Probe, Inc. Semiconductor device having multilayer wiring structure and manufacturing method of the same
JP2015012139A (en) * 2013-06-28 2015-01-19 凸版印刷株式会社 Semiconductor device and manufacturing method of the same
CN104269361A (en) * 2014-10-10 2015-01-07 禾邦电子(苏州)有限公司 Method for packaging semiconductor chip

Similar Documents

Publication Publication Date Title
KR100651076B1 (en) Semiconductor device
JP2009182201A (en) Semiconductor device and method of manufacturing the same
TWI250636B (en) A semiconductor device and its fabrication method
JP4305502B2 (en) Manufacturing method of semiconductor device
JP4285707B2 (en) Semiconductor device
TWI525755B (en) Semiconductor device manufacturing method and electronic device manufacturing method
KR101009123B1 (en) Manufacturing method of semiconductor device
TWI771913B (en) Semiconductor device and manufacturing method of semiconductor device
JP2004221417A (en) Semiconductor device and its producing method
JP2009289863A (en) Method of manufacturing semiconductor device
US8575749B2 (en) Semiconductor device and method for fabricating the same
JPWO2011136363A1 (en) Circuit device manufacturing method
JP3925503B2 (en) Semiconductor device
JP2009182202A (en) Method of manufacturing semiconductor device
KR101147115B1 (en) Chip comprising inclined conductive bump and its fabrication method and fabrication method of electronic application having the same
JP4316624B2 (en) Semiconductor device
JP4316622B2 (en) Manufacturing method of semiconductor device
JP5137320B2 (en) Semiconductor device and manufacturing method thereof
WO2011086611A1 (en) Semiconductor device and method for manufacturing same
JP4241284B2 (en) Semiconductor device
JP4316623B2 (en) Manufacturing method of semiconductor device
JP2009081367A (en) Semiconductor device and method for manufacturing the same
JP2009026945A (en) Semiconductor device and method of manufacturing the same
JP2004221418A (en) Semiconductor device and its producing process
JP4341663B2 (en) Manufacturing method of semiconductor device

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20110407

A711 Notification of change in applicant

Free format text: JAPANESE INTERMEDIATE CODE: A712

Effective date: 20111115

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20120214

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20120221

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20120619