JP2009171696A5 - - Google Patents

Download PDF

Info

Publication number
JP2009171696A5
JP2009171696A5 JP2008005375A JP2008005375A JP2009171696A5 JP 2009171696 A5 JP2009171696 A5 JP 2009171696A5 JP 2008005375 A JP2008005375 A JP 2008005375A JP 2008005375 A JP2008005375 A JP 2008005375A JP 2009171696 A5 JP2009171696 A5 JP 2009171696A5
Authority
JP
Japan
Prior art keywords
voltage
pwm signal
time
signal
output current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2008005375A
Other languages
Japanese (ja)
Other versions
JP5115707B2 (en
JP2009171696A (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2008005375A priority Critical patent/JP5115707B2/en
Priority claimed from JP2008005375A external-priority patent/JP5115707B2/en
Publication of JP2009171696A publication Critical patent/JP2009171696A/en
Publication of JP2009171696A5 publication Critical patent/JP2009171696A5/ja
Application granted granted Critical
Publication of JP5115707B2 publication Critical patent/JP5115707B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Description

上記問題を解決するため、本発明は、次のように構成したのである。
請求項1に記載の発明は、交流電動機へ出力する電圧指令を演算するコントローラと、入力される交流電源の電圧位相を検出し、入力電圧検出信号を出力する入力電圧検出回路と、出力電流を検出し、出力電流検出信号を出力する出力電流検出回路と、前記入力電圧検出信号及び前記出力電流検出信号の論理状態に基づき、双方向スイッチの点弧順を切り替える転流シーケンス制御回路群と、を備え、前記交流電源の各相と前記交流電動機の各相を前記双方向スイッチで接続し、前記電圧指令に応じた電圧を最大電圧・中間電圧・最低電圧の三レベルのPWM信号で前記双方向スイッチを駆動して前記交流電動機に出力するマトリクスコンバータであって、前記コントローラは、前記PWM信号の所定の遷移タイミングで前記中間電圧のPWM信号のON時間を所定時間確保(最小時間確保処理)し、 前記転流シーケンス制御回路群は、前記三レベルのPWM信号に対しスイッチング遅れ時間補正用のシフトレジスタを用いてデッドタイム補正処理を施し、さらに、該デッドタイム補正処理後の前記三レベルのPWM信号のON時間とOFF時間が所定値以下の部分に対し、所定時間確保(追加補正処理)するものである。
In order to solve the above problem, the present invention is configured as follows.
According to one aspect of the present invention, a controller for calculating a voltage command to be output to the AC motor, and detects the voltage phase of the AC power input, an input voltage detection circuit for outputting an input voltage detection signal, the output current It detects an output current detection circuit for outputting an output current detection signal, based on the logic state of the input voltage detection decyne item and the output current detection No. decyne, commutation sequence for switching the firing order of the bidirectional switch and a control circuit group, and the phases of the AC motor and each phase of the AC power supply connected with the bidirectional switches, the third level of the maximum voltage, intermediate voltage and the minimum voltage a voltage corresponding to the voltage command met matrix converter and outputting the at PWM signal to drive the bi-directional switch to the AC motor, the controller, PW of the intermediate voltage at a predetermined transition timing of the PWM signal And signal ON time a predetermined time ensure (minimum time securing process), the commutation sequence control circuit group, a dead time correction process P WM signal of said third level to using a shift register for switching delay time correction alms, further, ON time and OFF time of the three levels of the P WM signal after the dead time correction process for a given value or less parts, in which a predetermined time allocating (adding correction processing).

また、請求項2に記載の発明は、請求項1に記載のマトリクスコンバータにおいて、前記最小時間確保処理は、前記中間電圧のPWM信号から前記最大電圧のPWM信号へと遷移するタイミング及び前記最大電圧のPWM信号から前記中間電圧のPWM信号へと遷移するタイミングで、少なくとも前記中間電圧のPWM信号のON時間を延ばすか、あるいは最大電圧のPWM信号のOFF時間を延ばすものである。
また、請求項3に記載の発明は、請求項1または2に記載のマトリクスコンバータにおいて、前記追加補正処理は、最小時間確保用のシフトレジスタを用いて該シフトレジスタの上位ビットと下位ビットが“1”であればその間のビットは全て“1”とし、“0”であればその間のビットは“0”として前記三レベルのPWM信号を生成するものである。
According to a second aspect of the present invention, in the matrix converter according to the first aspect, the minimum time securing process includes a transition timing from the intermediate voltage PWM signal to the maximum voltage PWM signal and the maximum voltage. At the timing of transition from the PWM signal of the intermediate voltage to the PWM signal of the intermediate voltage, at least the ON time of the PWM signal of the intermediate voltage is extended or the OFF time of the PWM signal of the maximum voltage is extended.
Further, the invention according to claim 3, in the matrix converter according to claim 1 or 2, wherein additional correction process, the upper and lower bits of the shift register using a shift register for minimum time ensuring " 1 ", and""a long if therebetween bits are all" 1 0 "is long if between bits" and generates a P WM signal of said third level 0 ".

上記問題を解決するため、本発明は、次のようにするのである。
請求項4に記載の発明は、交流電源の各相と交流電動機の各相を双方向スイッチで接続し、電圧指令に応じた電圧を最大電圧・中間電圧・最低電圧の三レベルのPWM信号で前記双方向スイッチを駆動して前記交流電動機に出力するマトリクスコンバータの出力電圧制御方法であって、入力される交流電源の電圧位相を検出し、入力電圧検出信号を出力するステップと、出力電流を検出し、出力電流検出信号を出力するステップと、前記入力電圧検出信号及び前記出力電流検出信号の論理状態に基づき、双方向スイッチの点弧順を切り替えるステップと、前記中間電圧のPWM信号から前記最大電圧のPWM信号へと遷移するタイミング及び前記最大電圧のPWM信号から前記中間電圧のPWM信号へと遷移するタイミングで、少なくとも前記中間電圧のPWM信号のON時間を延ばすか、あるいは最大電圧のPWM信号のOFF時間を延ばすステップと、前記三レベルのPWM信号に対し、スイッチング遅れ時間補正用のシフトレジスタを用いてデッドタイム補正処理を行うステップと、前記三レベルのPWM信号のON時間とOFF時間が所定値以下の部分に対し、最小時間確保用のシフトレジスタの上位ビットと下位ビットが“1”であればその間のビットは全て“1”とし、“0”であればその間のビットは“0”として前記三レベルのPWM信号を生成するステップと、を備えて、前記PWM信号の更新周期毎に実施するのである。
In order to solve the above problem, the present invention is as follows.
In the invention according to claim 4, each phase of the AC power source and each phase of the AC motor are connected by a bidirectional switch, and the voltage corresponding to the voltage command is represented by a three-level PWM signal of maximum voltage, intermediate voltage, and minimum voltage. A matrix converter output voltage control method for driving the bidirectional switch to output to the AC motor, detecting a voltage phase of an input AC power supply, outputting an input voltage detection signal, and an output current Detecting and outputting an output current detection signal, switching the firing order of bidirectional switches based on the logic state of the input voltage detection signal and the output current detection signal, and the PWM signal of the intermediate voltage from the PWM signal At the timing of the transition to the maximum voltage PWM signal and the timing of the transition from the maximum voltage PWM signal to the intermediate voltage PWM signal, at least before Or extending the ON time of the intermediate voltage PWM signal, or a to step if extended the OFF time of the PWM signal of the maximum voltage, with respect to P WM signal of the third level, dead using a shift register for switching delay time correction and line cormorant step time correction process, the ON time and the OFF time of the three-level PWM signal to a predetermined value or less parts, if upper bits and lower bits of the shift register for minimum time ensured "1" therebetween bits are all "1", "0" is between bits long and includes the steps of: generating a P WM signal of the third level as "0", the updating of the PWM signal for each cycle To do it.

Claims (4)

交流電動機へ出力する電圧指令を演算するコントローラと、入力される交流電源の電圧位相を検出し、入力電圧検出信号を出力する入力電圧検出回路と、出力電流を検出し、出力電流検出信号を出力する出力電流検出回路と、前記入力電圧検出信号及び前記出力電流検出信号の論理状態に基づき、双方向スイッチの点弧順を切り替える転流シーケンス制御回路群と、を備え、前記交流電源の各相と前記交流電動機の各相を前記双方向スイッチで接続し、前記電圧指令に応じた電圧を最大電圧・中間電圧・最低電圧の三レベルのPWM信号で前記双方向スイッチを駆動して前記交流電動機に出力するマトリクスコンバータであって、
前記コントローラは、前記PWM信号の所定の遷移タイミングで前記中間電圧のPWM信号のON時間を所定時間確保(最小時間確保処理)し
前記転流シーケンス制御回路群は、前記三レベルのPWM信号に対しスイッチング遅れ時間補正用のシフトレジスタを用いてデッドタイム補正処理を施し、さらに、該デッドタイム補正処理後の前記三レベルのPWM信号のON時間とOFF時間が所定値以下の部分に対し、所定時間確保(追加補正処理)することを特徴とするマトリクスコンバータ。
A controller for calculating a voltage command to be output to the AC motor, and detects the voltage phase of the AC power input, an input voltage detection circuit for outputting an input voltage detection signal, detects the output current, the output current detection signal an output current detection circuit for outputting, based on the logic state of the input voltage detection decyne item and the output current detection No. decyne, with a commutation sequence control circuits for switching the firing order of the two-way switch, the said the phases and each phase of the AC motor of the AC power supply connected with the bidirectional switches, drives the bidirectional switch a voltage corresponding to the voltage command at the third level of the PWM signal of the maximum voltage, intermediate voltage and the minimum voltage A matrix converter for outputting to the AC motor,
The controller, the above at a predetermined transition timing of the PWM signal intermediate voltage ON time of the PWM signal for a predetermined time ensure the (minimum time securing process),
The commutation sequence control circuit group, the three relative levels of P WM signal subjected to dead time correction by using the shift register of the switching delay time correction, addition, of the three levels after the deadtime correction process P A matrix converter characterized in that a predetermined time is secured (additional correction processing) for a portion where an ON time and an OFF time of a WM signal are not more than a predetermined value .
前記最小時間確保処理は、前記中間電圧のPWM信号から前記最大電圧のPWM信号へと遷移するタイミング及び前記最大電圧のPWM信号から前記中間電圧のPWM信号へと遷移するタイミングで、少なくとも前記中間電圧のPWM信号のON時間を延ばすか、あるいは最大電圧のPWM信号のOFF時間を延ばすことを特徴とする請求項1に記載のマトリクスコンバータ。   The minimum time securing process includes at least the intermediate voltage at a timing of transition from the PWM signal of the intermediate voltage to the PWM signal of the maximum voltage and at a timing of transition from the PWM signal of the maximum voltage to the PWM signal of the intermediate voltage. 2. The matrix converter according to claim 1, wherein the ON time of the PWM signal is extended or the OFF time of the PWM signal having the maximum voltage is extended. 前記追加補正処理は、最小時間確保用のシフトレジスタを用いて該シフトレジスタの上位ビットと下位ビットが“1”であればその間のビットは全て“1”とし、“0”であればその間のビットは“0”として前記三レベルのPWM信号を生成することを特徴とする請求項1または2に記載のマトリクスコンバータ。 The additional correction process, all minimum time between bits when the higher-order bits and the lower bits of the shift register is "1" using a shift register for securing is a "1", in between if "0" matrix converter according to claim 1 or 2 bits and generates a P WM signal of the third level as "0". 交流電源の各相と交流電動機の各相を双方向スイッチで接続し、電圧指令に応じた電圧を最大電圧・中間電圧・最低電圧の三レベルのPWM信号で前記双方向スイッチを駆動して前記交流電動機に出力するマトリクスコンバータの出力電圧制御方法であって、
入力される交流電源の電圧位相を検出し、入力電圧検出信号を出力するステップと、
出力電流を検出し、出力電流検出信号を出力するステップと、
前記入力電圧検出信号及び前記出力電流検出信号の論理状態に基づき、双方向スイッチの点弧順を切り替えるステップと、
前記中間電圧のPWM信号から前記最大電圧のPWM信号へと遷移するタイミング及び前記最大電圧のPWM信号から前記中間電圧のPWM信号へと遷移するタイミングで、少なくとも前記中間電圧のPWM信号のON時間を延ばすか、あるいは最大電圧のPWM信号のOFF時間を延ばすステップと
前記三レベルのPWM信号に対し、スイッチング遅れ時間補正用のシフトレジスタを用いてデッドタイム補正処理を行うステップと、
前記三レベルのPWM信号のON時間とOFF時間が所定値以下の部分に対し、最小時間確保用のシフトレジスタの上位ビットと下位ビットが“1”であればその間のビットは全て“1”とし、“0”であればその間のビットは“0”として前記三レベルのPWM信号を生成するステップと、
を備えて、前記PWM信号の更新周期毎に実施することを特徴とするマトリクスコンバータの出力電圧制御方法。
Each phase of the AC power supply and each phase of the AC motor are connected by a bidirectional switch, and the bidirectional switch is driven by a three-level PWM signal of a maximum voltage, an intermediate voltage, and a minimum voltage according to a voltage command. An output voltage control method for a matrix converter that outputs to an AC motor,
Detecting the voltage phase of the input AC power supply and outputting an input voltage detection signal;
Detecting an output current and outputting an output current detection signal;
Switching the firing order of the bidirectional switch based on the logical state of the input voltage detection signal and the output current detection signal;
At least the ON time of the intermediate voltage PWM signal at the timing of transition from the intermediate voltage PWM signal to the maximum voltage PWM signal and the transition timing from the maximum voltage PWM signal to the intermediate voltage PWM signal. and to step it extend the OFF time of the PWM signal of extended or, alternatively the maximum voltage,
The relative third level of P WM signal, and row Cormorant step dead time correction by using the shift register of the switching delay time correction,
The relative ON time and the OFF time is equal to or less than a predetermined value portion of the three-level PWM signal, the upper and lower bits of the shift register for a minimum time ensured a "1" if it therebetween bits are all "1" , during which the bit if "0" is a step of generating a P WM signal of the third level as "0",
It includes an output voltage control method for a matrix converter which comprises carrying out the updating of the PWM signal for each cycle.
JP2008005375A 2008-01-15 2008-01-15 Matrix converter and output voltage control method thereof Active JP5115707B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2008005375A JP5115707B2 (en) 2008-01-15 2008-01-15 Matrix converter and output voltage control method thereof

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2008005375A JP5115707B2 (en) 2008-01-15 2008-01-15 Matrix converter and output voltage control method thereof

Publications (3)

Publication Number Publication Date
JP2009171696A JP2009171696A (en) 2009-07-30
JP2009171696A5 true JP2009171696A5 (en) 2012-03-01
JP5115707B2 JP5115707B2 (en) 2013-01-09

Family

ID=40972251

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2008005375A Active JP5115707B2 (en) 2008-01-15 2008-01-15 Matrix converter and output voltage control method thereof

Country Status (1)

Country Link
JP (1) JP5115707B2 (en)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5477408B2 (en) * 2012-03-02 2014-04-23 株式会社安川電機 Power converter
JP5533945B2 (en) * 2012-06-15 2014-06-25 株式会社安川電機 Power converter
JP6331925B2 (en) * 2014-09-25 2018-05-30 株式会社安川電機 Matrix converter, power generation system, and power conversion method
JP6956856B2 (en) * 2018-03-29 2021-11-02 ヌヴォトンテクノロジージャパン株式会社 Matrix converter controller and power conversion system

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4247467B2 (en) * 2003-06-23 2009-04-02 富士電機ホールディングス株式会社 Output voltage compensation method for AC / AC direct power converter
JP4591761B2 (en) * 2004-11-29 2010-12-01 株式会社安川電機 PWM cycloconverter and control method thereof
JP4664166B2 (en) * 2005-09-12 2011-04-06 三菱電機株式会社 Multi-relative multi-phase power converter

Similar Documents

Publication Publication Date Title
JP4837354B2 (en) PWM signal generation device, PWM signal generation method, motor control device, and motor control method
JP5178799B2 (en) Motor control device
JP2017505097A5 (en)
JP2008295128A (en) Microcomputer for motor control, and its control method
JP2009171696A5 (en)
US9705422B2 (en) System and method for soft switching power inversion
JP2005117839A (en) Method and apparatus for generating pulse width modulated wave
JP4784491B2 (en) Motor drive device
JP5115707B2 (en) Matrix converter and output voltage control method thereof
JP5767018B2 (en) Circuit for controlling the gate potential of an insulated gate switching element
JP3903439B2 (en) Power converter
JP7192889B2 (en) Power conversion device and its control method
WO2010116865A1 (en) Indirect matrix converter, device for controlling the slewing of machinery, and machinery
CN112350550B (en) Switch driving circuit and switch driving device
JP2008206350A (en) Semiconductor device for controlling inverter and dead time generating method therewith
JPWO2018203422A1 (en) Semiconductor device driving apparatus and power conversion apparatus
JP6488490B1 (en) Motor control device and motor device
JP2007312546A (en) Control method and controller of voltage three-phase inverter
JP4591761B2 (en) PWM cycloconverter and control method thereof
JP6956856B2 (en) Matrix converter controller and power conversion system
CN105305790A (en) Control method and control system of bootstrap circuit
JP5714806B2 (en) Motor control device
CN110247570A (en) Half-bridge drive circuit, relevant integrated circuit and system
JPWO2018225393A1 (en) Power converter, failure detection circuit, drive circuit
JP2013135524A (en) Gate drive circuit and drive controller