JP2008518355A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2008518355A5 JP2008518355A5 JP2007538925A JP2007538925A JP2008518355A5 JP 2008518355 A5 JP2008518355 A5 JP 2008518355A5 JP 2007538925 A JP2007538925 A JP 2007538925A JP 2007538925 A JP2007538925 A JP 2007538925A JP 2008518355 A5 JP2008518355 A5 JP 2008518355A5
- Authority
- JP
- Japan
- Prior art keywords
- code
- processor
- generated
- computer program
- multiprocessor
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000004590 computer program Methods 0.000 claims 13
- 230000000875 corresponding Effects 0.000 claims 5
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/976,264 | 2004-10-28 | ||
US10/976,264 US20060095898A1 (en) | 2004-10-28 | 2004-10-28 | Method for integrating multiple object files from heterogeneous architectures into a set of files |
PCT/US2005/034460 WO2006049740A2 (en) | 2004-10-28 | 2005-09-23 | Method for integrating multiple object files from heterogeneous architectures into a set of files |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2008518355A JP2008518355A (ja) | 2008-05-29 |
JP2008518355A5 true JP2008518355A5 (ru) | 2008-11-20 |
JP5072599B2 JP5072599B2 (ja) | 2012-11-14 |
Family
ID=36178031
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2007538925A Expired - Fee Related JP5072599B2 (ja) | 2004-10-28 | 2005-09-23 | 異種混合アーキテクチャからの複数のオブジェクトファイルを一組のファイルに統合する方法 |
Country Status (6)
Country | Link |
---|---|
US (1) | US20060095898A1 (ru) |
EP (1) | EP1815329A2 (ru) |
JP (1) | JP5072599B2 (ru) |
KR (1) | KR100892191B1 (ru) |
CN (1) | CN101048734A (ru) |
WO (1) | WO2006049740A2 (ru) |
Families Citing this family (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7644402B1 (en) * | 2004-03-17 | 2010-01-05 | Sun Microsystems, Inc. | Method for sharing runtime representation of software components across component loaders |
US8120610B1 (en) * | 2006-03-15 | 2012-02-21 | Adobe Systems Incorporated | Methods and apparatus for using aliases to display logic |
US8255919B2 (en) * | 2007-03-23 | 2012-08-28 | Qualcomm Atheros, Inc. | Distributed processing system and method |
WO2010029812A1 (ja) * | 2008-09-09 | 2010-03-18 | 日本電気株式会社 | マルチコアにおけるプログラミングシステム、その方法及びそのプログラム |
KR100968774B1 (ko) * | 2008-09-18 | 2010-07-09 | 고려대학교 산학협력단 | 다수의 이종 프로세서를 구비하는 멀티 프로세싱 시스템 및그 구동 방법 |
US20110113409A1 (en) * | 2009-11-10 | 2011-05-12 | Rodrick Evans | Symbol capabilities support within elf |
US9235458B2 (en) | 2011-01-06 | 2016-01-12 | International Business Machines Corporation | Methods and systems for delegating work objects across a mixed computer environment |
US9052968B2 (en) * | 2011-01-17 | 2015-06-09 | International Business Machines Corporation | Methods and systems for linking objects across a mixed computer environment |
US9104504B2 (en) | 2013-03-13 | 2015-08-11 | Dell Products Lp | Systems and methods for embedded shared libraries in an executable image |
US9753710B2 (en) * | 2013-11-07 | 2017-09-05 | Netronome Systems, Inc. | Resource allocation with hierarchical scope |
Family Cites Families (9)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3051438B2 (ja) * | 1989-10-12 | 2000-06-12 | テキサス インスツルメンツ インコーポレイテッド | 拡張グラフィック機能を与える方法 |
US5247678A (en) * | 1989-10-12 | 1993-09-21 | Texas Instruments Incorporated | Load time linker for software used with a multiprocessor system |
GB2272085A (en) * | 1992-10-30 | 1994-05-04 | Tao Systems Ltd | Data processing system and operating system. |
US6029000A (en) * | 1997-12-22 | 2000-02-22 | Texas Instruments Incorporated | Mobile communication system with cross compiler and cross linker |
CA2343437A1 (en) * | 2001-04-06 | 2002-10-06 | Ibm Canada Limited-Ibm Canada Limitee | Method and system for cross platform, parallel processing |
US7143419B2 (en) * | 2001-06-06 | 2006-11-28 | Sap Ag | Device for running offline applications and synchronizing with a central computer system |
US7444632B2 (en) * | 2003-09-25 | 2008-10-28 | International Business Machines Corporation | Balancing computational load across a plurality of processors |
US7415703B2 (en) * | 2003-09-25 | 2008-08-19 | International Business Machines Corporation | Loading software on a plurality of processors |
US20060031821A1 (en) * | 2004-08-04 | 2006-02-09 | Rutter Budd J Ii | Divided compiling program application functionality for software development |
-
2004
- 2004-10-28 US US10/976,264 patent/US20060095898A1/en not_active Abandoned
-
2005
- 2005-09-23 CN CNA2005800370347A patent/CN101048734A/zh active Pending
- 2005-09-23 WO PCT/US2005/034460 patent/WO2006049740A2/en active Application Filing
- 2005-09-23 JP JP2007538925A patent/JP5072599B2/ja not_active Expired - Fee Related
- 2005-09-23 KR KR1020077009699A patent/KR100892191B1/ko not_active IP Right Cessation
- 2005-09-23 EP EP05800060A patent/EP1815329A2/en not_active Ceased
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2008518355A5 (ru) | ||
JP2019533854A5 (ru) | ||
JP6020091B2 (ja) | 演算処理装置の制御プログラム、演算処理装置の制御方法および演算処理装置 | |
JP2015507310A5 (ru) | ||
JP2011123917A5 (ru) | ||
JP2011530768A5 (ru) | ||
JP2005508043A5 (ru) | ||
US9588696B2 (en) | Montgomery modular multiplication-based data processing method | |
JP6604689B2 (ja) | ディペンデンシーを整理し、リビルディングするシステム及び方法 | |
KR100892191B1 (ko) | 이종 구조로부터 다수의 오브젝트 파일을 한 세트의 파일로통합하는 방법 | |
JP2010204979A5 (ja) | コンパイル方法 | |
JP2015509249A5 (ru) | ||
JP2005522772A5 (ru) | ||
JPWO2021038842A5 (ru) | ||
JP2017509997A5 (ru) | ||
JP4420055B2 (ja) | マルチスレッドプロセッサ及びそれに用いるスレッド間同期操作方法 | |
JP6251158B2 (ja) | プログラム変換システム | |
US9934036B2 (en) | Compiler method, parallel processing method, and compiler apparatus | |
JP2014013570A (ja) | 再構成可能プロセッサのソースレベルデバッギング装置及び方法 | |
US20140149970A1 (en) | Optimising a compilation parser for parsing computer program code in arbitrary applications | |
JP6254352B2 (ja) | ループのプロローグまたはエピローグの無効演算を処理する装置及び方法 | |
JP5292831B2 (ja) | プログラマブルコントローラ | |
KR102025694B1 (ko) | 재구성 가능한 프로세서의 검증 방법 | |
JP7324027B2 (ja) | プロファイリング方法 | |
Bernstein et al. | Usable assembly language for GPUs: a success story |