JP2008244019A5 - - Google Patents

Download PDF

Info

Publication number
JP2008244019A5
JP2008244019A5 JP2007080313A JP2007080313A JP2008244019A5 JP 2008244019 A5 JP2008244019 A5 JP 2008244019A5 JP 2007080313 A JP2007080313 A JP 2007080313A JP 2007080313 A JP2007080313 A JP 2007080313A JP 2008244019 A5 JP2008244019 A5 JP 2008244019A5
Authority
JP
Japan
Prior art keywords
wafer
film
soi
manufacturing
silicon oxide
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2007080313A
Other languages
Japanese (ja)
Other versions
JP2008244019A (en
JP5194508B2 (en
Filing date
Publication date
Application filed filed Critical
Priority to JP2007080313A priority Critical patent/JP5194508B2/en
Priority claimed from JP2007080313A external-priority patent/JP5194508B2/en
Priority to PCT/JP2008/000339 priority patent/WO2008117509A1/en
Publication of JP2008244019A publication Critical patent/JP2008244019A/en
Publication of JP2008244019A5 publication Critical patent/JP2008244019A5/ja
Application granted granted Critical
Publication of JP5194508B2 publication Critical patent/JP5194508B2/en
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Claims (6)

少なくとも、
ウエーハ全体にp型ドーパントを高濃度に含有するpシリコン単結晶ウエーハからなるベースウエーハと、前記ベースウエーハのp型ドーパントよりも低濃度のドーパントを含有するシリコン単結晶ウエーハからなるボンドウエーハとを準備する工程と、
前記ベースウエーハの表面にシリコン酸化膜を熱酸化によって形成する工程と、
前記ボンドウエーハと前記ベースウエーハとを、前記ベースウエーハ上のシリコン酸化膜を介して貼り合わせる貼り合わせ工程と、
前記ボンドウエーハを薄膜化してSOI層を形成する工程と
を含むSOIウエーハの製造方法において、
前記貼り合わせ工程より前に、前記ベースウエーハ上のシリコン酸化膜中に取り込まれた前記p型ドーパントが前記貼り合わせ工程後に前記ボンドウエーハに拡散することを防止する拡散防止膜を50nm以上1000nm以下(400nm以上1000nm以下を除く)の膜厚で前記ボンドウエーハの表面に形成する工程を有し、前記拡散防止膜の膜厚を、前記ベースウエーハ上のシリコン酸化膜の膜厚よりも薄くすることを特徴とするSOIウエーハの製造方法。
at least,
A base wafer comprising a p + silicon single crystal wafer containing a high concentration of p-type dopant in the entire wafer, and a bond wafer comprising a silicon single crystal wafer containing a dopant at a lower concentration than the p-type dopant of the base wafer. A preparation process;
Forming a silicon oxide film on the surface of the base wafer by thermal oxidation;
A bonding step of bonding the bond wafer and the base wafer through a silicon oxide film on the base wafer;
Forming an SOI layer by thinning the bond wafer; and a method of manufacturing an SOI wafer, comprising:
Before the bonding step, a diffusion preventing film that prevents the p-type dopant taken into the silicon oxide film on the base wafer from diffusing into the bond wafer after the bonding step is 50 nm or more and 1000 nm or less ( Forming a film thickness on the surface of the bond wafer with a film thickness of 400 nm or more and 1000 nm or less), and making the diffusion prevention film thinner than the silicon oxide film on the base wafer. A method for manufacturing an SOI wafer.
前記拡散防止膜を、シリコン酸化膜、シリコン窒化膜、シリコン酸化窒化膜のいずれかとすることを特徴とする請求項1に記載のSOIウエーハの製造方法。   2. The method of manufacturing an SOI wafer according to claim 1, wherein the diffusion preventing film is any one of a silicon oxide film, a silicon nitride film, and a silicon oxynitride film. 前記拡散防止膜の膜厚を、前記ベースウエーハ上のシリコン酸化膜の膜厚の1/5以下とすることを特徴とする請求項1または請求項2に記載のSOIウエーハの製造方法。   3. The method for manufacturing an SOI wafer according to claim 1, wherein the film thickness of the diffusion preventing film is set to 1/5 or less of the film thickness of the silicon oxide film on the base wafer. 前記ボンドウエーハに前記拡散防止膜を形成する工程の後、前記貼り合わせ工程より前に、前記拡散防止膜を通して前記ボンドウエーハの内部に水素イオンまたは希ガスイオンの少なくとも1種類を注入してイオン注入層を形成しておき、前記ボンドウエーハの薄膜化を、前記イオン注入層において前記ボンドウエーハを剥離することにより行うことを特徴とする請求項1ないし請求項のいずれか一項に記載のSOIウエーハの製造方法。 After the step of forming the diffusion barrier film on the bond wafer and before the bonding step, ion implantation is performed by implanting at least one of hydrogen ions or rare gas ions into the bond wafer through the diffusion barrier film. previously formed layers, SOI according thinning of the bond wafer, in any one of claims 1 to 3, characterized in that by separating the bond wafer in the ion implanted layer Wafer manufacturing method. 前記ベースウエーハのp型ドーパント濃度を5×1017atoms/cm以上とすることを特徴とする請求項1ないし請求項のいずれか一項に記載のSOIウエーハの製造方法。 The method for manufacturing an SOI wafer according to any one of claims 1 to 4, characterized in that said p-type dopant concentration in the base wafer 5 × 10 17 atoms / cm 3 or more. 前記ベースウエーハ上のシリコン酸化膜の膜厚と、前記拡散防止膜の膜厚との合計を2μm以上とすることを特徴とする請求項1ないし請求項のいずれか一項に記載のSOIウエーハの製造方法。 The thickness of the silicon oxide film on the base wafer, SOI wafer according to any one of claims 1 to 5, characterized in that said diffusion barrier layer thickness and total 2μm or more of Manufacturing method.
JP2007080313A 2007-03-26 2007-03-26 Manufacturing method of SOI wafer Active JP5194508B2 (en)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2007080313A JP5194508B2 (en) 2007-03-26 2007-03-26 Manufacturing method of SOI wafer
PCT/JP2008/000339 WO2008117509A1 (en) 2007-03-26 2008-02-26 Soi wafer manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2007080313A JP5194508B2 (en) 2007-03-26 2007-03-26 Manufacturing method of SOI wafer

Publications (3)

Publication Number Publication Date
JP2008244019A JP2008244019A (en) 2008-10-09
JP2008244019A5 true JP2008244019A5 (en) 2009-10-22
JP5194508B2 JP5194508B2 (en) 2013-05-08

Family

ID=39788251

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2007080313A Active JP5194508B2 (en) 2007-03-26 2007-03-26 Manufacturing method of SOI wafer

Country Status (2)

Country Link
JP (1) JP5194508B2 (en)
WO (1) WO2008117509A1 (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5643488B2 (en) * 2009-04-28 2014-12-17 信越化学工業株式会社 Manufacturing method of SOI wafer having low stress film
JP2011071193A (en) * 2009-09-24 2011-04-07 Sumco Corp Lamination soi wafer and manufacturing method of the same
GB2484506A (en) * 2010-10-13 2012-04-18 Univ Warwick Heterogrowth
JP5978764B2 (en) * 2012-05-24 2016-08-24 信越半導体株式会社 Manufacturing method of SOI wafer
JP6186984B2 (en) 2013-07-25 2017-08-30 三菱電機株式会社 Manufacturing method of semiconductor device
JP7334698B2 (en) * 2020-09-11 2023-08-29 信越半導体株式会社 SOI WAFER MANUFACTURING METHOD AND SOI WAFER
JP7380517B2 (en) * 2020-10-21 2023-11-15 信越半導体株式会社 SOI wafer manufacturing method and SOI wafer

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01186612A (en) * 1988-01-14 1989-07-26 Fujitsu Ltd Manufacture of semiconductor substrate
JP3237888B2 (en) * 1992-01-31 2001-12-10 キヤノン株式会社 Semiconductor substrate and method of manufacturing the same
JPH0837286A (en) * 1994-07-21 1996-02-06 Toshiba Microelectron Corp Semiconductor substrate and manufacture thereof
JPH098124A (en) * 1995-06-15 1997-01-10 Nippondenso Co Ltd Insulation separation substrate and its manufacture
KR970052024A (en) * 1995-12-30 1997-07-29 김주용 SOH eye substrate manufacturing method
JPH10116897A (en) * 1996-10-09 1998-05-06 Mitsubishi Materials Shilicon Corp Laminated board and its manufacture
JP3395661B2 (en) * 1998-07-07 2003-04-14 信越半導体株式会社 Method for manufacturing SOI wafer
JPWO2005022610A1 (en) * 2003-09-01 2007-11-01 株式会社Sumco Manufacturing method of bonded wafer
JP2007059704A (en) * 2005-08-25 2007-03-08 Sumco Corp Method for manufacturing laminated board and laminated board

Similar Documents

Publication Publication Date Title
JP2008244019A5 (en)
JP5338443B2 (en) Manufacturing method of SOI wafer
TWI302729B (en) Semionductor device having cell transistor with recess channel structure and method of manufacturing the same
TW200905875A (en) Method of fabrication of a FinFET element
WO2010016457A1 (en) Epitaxial silicon wafer and method for production thereof
WO2009037955A1 (en) Method for manufacturing solar cell
WO2009075244A1 (en) Method for manufacturing solar cell
JP2009010351A5 (en)
WO2008146441A1 (en) Soi wafer manufacturing method
EP1978554A3 (en) Method for manufacturing semiconductor substrate comprising implantation and separation steps
US8097523B2 (en) Method for manufacturing bonded wafer
TWI304622B (en) Use of thin soi to inhibit relaxation of sige layers
WO2009004889A1 (en) Thin film silicon wafer and its fabricating method
WO2007125771A1 (en) Soi wafer manufacturing method
SG137776A1 (en) Method of producing semiconductor substrate
WO2011151968A1 (en) Method for manufacturing bonded wafer
JP5194508B2 (en) Manufacturing method of SOI wafer
TW412791B (en) Semiconductor device and method for making the same
JP2010056311A5 (en)
TWI309450B (en) Semiconductor device and manufacturing method thereof
JP5292810B2 (en) Manufacturing method of SOI substrate
JP2008071775A (en) Semiconductor device
TWI241664B (en) Method for fabricating semiconductor device
JP2006086519A (en) Manufacturing method of semiconductor device
JP2010109356A5 (en)