JP2008102705A5 - - Google Patents

Download PDF

Info

Publication number
JP2008102705A5
JP2008102705A5 JP2006284141A JP2006284141A JP2008102705A5 JP 2008102705 A5 JP2008102705 A5 JP 2008102705A5 JP 2006284141 A JP2006284141 A JP 2006284141A JP 2006284141 A JP2006284141 A JP 2006284141A JP 2008102705 A5 JP2008102705 A5 JP 2008102705A5
Authority
JP
Japan
Prior art keywords
data
specific pattern
memory
memory device
read
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006284141A
Other languages
English (en)
Japanese (ja)
Other versions
JP5089129B2 (ja
JP2008102705A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2006284141A priority Critical patent/JP5089129B2/ja
Priority claimed from JP2006284141A external-priority patent/JP5089129B2/ja
Priority to US11/840,912 priority patent/US7755951B2/en
Priority to CN2007101476782A priority patent/CN101135951B/zh
Publication of JP2008102705A publication Critical patent/JP2008102705A/ja
Publication of JP2008102705A5 publication Critical patent/JP2008102705A5/ja
Application granted granted Critical
Publication of JP5089129B2 publication Critical patent/JP5089129B2/ja
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

JP2006284141A 2006-09-01 2006-10-18 メモリシステム、データ書込み方法及びデータ読み出し方法 Expired - Fee Related JP5089129B2 (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2006284141A JP5089129B2 (ja) 2006-10-18 2006-10-18 メモリシステム、データ書込み方法及びデータ読み出し方法
US11/840,912 US7755951B2 (en) 2006-09-01 2007-08-17 Data output apparatus, memory system, data output method, and data processing method
CN2007101476782A CN101135951B (zh) 2006-09-01 2007-08-31 数据输出设备和方法、存储器系统、数据处理方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2006284141A JP5089129B2 (ja) 2006-10-18 2006-10-18 メモリシステム、データ書込み方法及びデータ読み出し方法

Publications (3)

Publication Number Publication Date
JP2008102705A JP2008102705A (ja) 2008-05-01
JP2008102705A5 true JP2008102705A5 (https=) 2009-11-26
JP5089129B2 JP5089129B2 (ja) 2012-12-05

Family

ID=39436995

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006284141A Expired - Fee Related JP5089129B2 (ja) 2006-09-01 2006-10-18 メモリシステム、データ書込み方法及びデータ読み出し方法

Country Status (1)

Country Link
JP (1) JP5089129B2 (https=)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6414497B2 (ja) * 2015-03-25 2018-10-31 アイシン・エィ・ダブリュ株式会社 メモリコントローラ
JP6394458B2 (ja) * 2015-03-25 2018-09-26 アイシン・エィ・ダブリュ株式会社 ノイズ分析装置およびメモリコントローラ

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0855481A (ja) * 1994-08-09 1996-02-27 Yamaha Corp 半導体集積回路
JP3435319B2 (ja) * 1997-09-11 2003-08-11 株式会社東芝 信号送受信回路及び携帯情報通信機器
US6813700B2 (en) * 2001-06-11 2004-11-02 Fujitsu Limited Reduction of bus switching activity using an encoder and decoder
JP2006053770A (ja) * 2004-08-12 2006-02-23 Seiko Epson Corp データ処理装置、データ復元装置、データ処理方法及びデータ処理プログラム
JP2006238315A (ja) * 2005-02-28 2006-09-07 Canon Inc 電子回路装置のｅｍｉ対策方法及び回路

Similar Documents

Publication Publication Date Title
EP1818941A3 (en) Semiconductor memory and data access method
JP2006522375A5 (https=)
JP2008022917A5 (https=)
JP5787444B2 (ja) プログラム可能メモリコントローラ
JP2009527861A5 (https=)
JP2005293589A5 (https=)
JP2010536080A5 (https=)
TW200713283A (en) Semiconductor storage apparatus
WO2009057955A3 (en) Apparatus for controlling nand flash memory
JP2009187615A5 (https=)
WO2009001696A1 (ja) 情報処理装置、プログラム、情報処理方法
JP2011523325A5 (https=)
TW200943307A (en) Data accessing method, controller and system using the same
TW200729206A (en) Method of controlling memory and memory system thereof
JP2009081726A5 (https=)
JP2005258924A5 (https=)
WO2007131062A3 (en) Non-volatile memory with background data latch caching during read operations and methods therefor
JP2008102705A5 (https=)
WO2009037770A1 (ja) メモリ回路およびメモリ回路のデータ書き込み・読み出し方法
TWI379195B (en) Method and device for accessing memory and central processing unit using the same
ATE443896T1 (de) Verfahren und vorrichtung zur transformationsberechnung
TW200713313A (en) Semiconductor memory device
JP2006227110A5 (https=)
JP2008059449A5 (https=)
WO2008042201A3 (en) Memory write timing system