JP2007150111A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2007150111A5 JP2007150111A5 JP2005344627A JP2005344627A JP2007150111A5 JP 2007150111 A5 JP2007150111 A5 JP 2007150111A5 JP 2005344627 A JP2005344627 A JP 2005344627A JP 2005344627 A JP2005344627 A JP 2005344627A JP 2007150111 A5 JP2007150111 A5 JP 2007150111A5
- Authority
- JP
- Japan
- Prior art keywords
- conductor
- filler
- hole
- lid
- face
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 239000004020 conductor Substances 0.000 claims 9
- 239000000945 filler Substances 0.000 claims 5
- 239000011347 resin Substances 0.000 claims 3
- 229920005989 resin Polymers 0.000 claims 3
- 239000011256 inorganic filler Substances 0.000 claims 2
- 229910003475 inorganic filler Inorganic materials 0.000 claims 2
- 238000009413 insulation Methods 0.000 claims 2
- 239000000463 material Substances 0.000 claims 1
- 239000002245 particle Substances 0.000 claims 1
- 230000000149 penetrating Effects 0.000 claims 1
Claims (3)
前記充填材は無機フィラーを含む樹脂材料で構成され、該無機フィラーの平均粒径をX(μm)としたとき、Xの最大値が5μm、当該充填材の端面におけるJIS−B−0601に規定する十点平均粗さ(Rz)がRz≦X/2を満たし、当該充填材の端面が前記スルーホール導体と接続された蓋状導体に覆われており、
前記コア部の主面上に2層以上の樹脂絶縁層が導体層を介して形成され、
前記樹脂絶縁層に埋設され前記蓋状導体と接続されたビア導体を備え、
前記ビア導体が板厚方向に連なってスタックドビアを構成するとともに、当該スタックドビアが前記蓋状導体上に位置することを特徴とする配線基板。 A wiring board including a core part in which a cylindrical through-hole conductor and a filler filling the inside thereof are formed in a through-hole penetrating in the plate thickness direction,
The filler is composed of a resin material containing an inorganic filler. When the average particle size of the inorganic filler is X (μm), the maximum value of X is 5 μm, as defined in JIS-B-0601 on the end face of the filler. The ten-point average roughness (Rz) satisfies Rz ≦ X / 2, and the end face of the filler is covered with a lid-like conductor connected to the through-hole conductor ,
Two or more resin insulation layers are formed on the main surface of the core part via a conductor layer,
A via conductor embedded in the resin insulation layer and connected to the lid-like conductor;
A wiring board, wherein the via conductors are connected in the thickness direction to form a stacked via, and the stacked via is located on the lid-like conductor .
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005344627A JP2007150111A (en) | 2005-11-29 | 2005-11-29 | Wiring board |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2005344627A JP2007150111A (en) | 2005-11-29 | 2005-11-29 | Wiring board |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2007150111A JP2007150111A (en) | 2007-06-14 |
JP2007150111A5 true JP2007150111A5 (en) | 2009-10-15 |
Family
ID=38211122
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2005344627A Pending JP2007150111A (en) | 2005-11-29 | 2005-11-29 | Wiring board |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2007150111A (en) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US8552564B2 (en) | 2010-12-09 | 2013-10-08 | Intel Corporation | Hybrid-core through holes and vias |
KR101412225B1 (en) | 2012-08-10 | 2014-06-25 | 이비덴 가부시키가이샤 | Wiring board and method for manufacturing wiring board |
JP6165436B2 (en) * | 2012-12-19 | 2017-07-19 | 新電元工業株式会社 | Multilayer substrate and method for designing multilayer substrate |
-
2005
- 2005-11-29 JP JP2005344627A patent/JP2007150111A/en active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP3202426U (en) | Ceramic embedded circuit board | |
JP2009283739A5 (en) | ||
JP2016192568A5 (en) | ||
JP2017123459A5 (en) | ||
JP2009141041A5 (en) | ||
JP2007096262A5 (en) | ||
JP2009290103A5 (en) | ||
JP2008544551A5 (en) | ||
EP2222144A3 (en) | Noise suppressing structure and printed wiring board | |
JP2007176169A5 (en) | ||
EP2079292A3 (en) | Manufacturing method of multilayer substrate and multilayer substrate produced by the manufacturing method | |
JP2007129124A5 (en) | ||
TW200742540A (en) | Metal base circuit board, led, and led light source unit | |
TW200727438A (en) | Multi-layered anisotropic conductive film | |
JP2009006557A5 (en) | ||
WO2009008471A1 (en) | Copper foil with dielectric layer | |
JP2008282842A5 (en) | ||
JP2009081356A5 (en) | ||
JP2015041630A5 (en) | ||
JP2010103502A5 (en) | Semiconductor device | |
JP2014501450A5 (en) | Printed circuit board | |
JP2007150111A5 (en) | ||
JP2008078677A5 (en) | ||
JP2009021468A (en) | Heat conductive printed wiring board, heat conductive prepreg used therefor and method of manufacturing the same, and method of manufacturing the heat conductive printed wiring board | |
JP2010045067A5 (en) |