JP2007005581A - Substrate processing device - Google Patents

Substrate processing device Download PDF

Info

Publication number
JP2007005581A
JP2007005581A JP2005184339A JP2005184339A JP2007005581A JP 2007005581 A JP2007005581 A JP 2007005581A JP 2005184339 A JP2005184339 A JP 2005184339A JP 2005184339 A JP2005184339 A JP 2005184339A JP 2007005581 A JP2007005581 A JP 2007005581A
Authority
JP
Japan
Prior art keywords
substrate
wafer
processing
substrates
reaction tube
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2005184339A
Other languages
Japanese (ja)
Inventor
Yuji Urano
裕司 浦野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Kokusai Electric Inc
Original Assignee
Hitachi Kokusai Electric Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Kokusai Electric Inc filed Critical Hitachi Kokusai Electric Inc
Priority to JP2005184339A priority Critical patent/JP2007005581A/en
Publication of JP2007005581A publication Critical patent/JP2007005581A/en
Pending legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To enable several kinds of wafers to be processed simultaneously and improved in processing quality in batch processing. <P>SOLUTION: A substrate processing device is equipped with a reaction tube 2 processing substrates, a heater 10 heating the substrates in the reaction tube, and a substrate holder 16 which holds a required number of the substrates in the reaction tube 2. The substrate holder 16 holds two or more kinds of substrates and is equipped with wafer holding regions corresponding to the kinds of the substrates, and substrate supporting parts holding the substrate are configured so as to be different from each other in space between them and/or shape for each wafer holding region. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明はシリコンウェーハ等の基板にCVD処理により薄膜を生成し、或は不純物の拡散処理、アニール処理等の基板処理を行う基板処理装置に関するものである。   The present invention relates to a substrate processing apparatus for forming a thin film on a substrate such as a silicon wafer by a CVD process or performing a substrate process such as an impurity diffusion process or an annealing process.

シリコンウェーハ等の基板(石英ウェーハ、Siウェーハ、SiCウェーハ等)を処理して半導体装置を製造する工程に、基板表面にCVD処理膜の生成処理、或は酸化膜の生成処理、不純物の拡散処理、或はアニール処理等の基板処理がある。   In the process of manufacturing a semiconductor device by processing a substrate such as a silicon wafer (quartz wafer, Si wafer, SiC wafer, etc.), a CVD process film generation process or oxide film generation process, impurity diffusion process on the substrate surface Or substrate processing such as annealing.

基板処理を行う基板処理装置には、一枚ずつ処理を行う枚葉式と、所定枚数一度に処理するバッチ式があり、バッチ式の基板処理装置では処理炉を具備し、該処理炉内に所定枚数のウェーハが収納されて処理される。処理炉内では、基板は基板保持具(以下ボート)により水平姿勢で多段に保持されている。   Substrate processing apparatuses that perform substrate processing include a single-wafer type that processes one by one and a batch type that processes a predetermined number of sheets at a time. The batch-type substrate processing apparatus includes a processing furnace, and the processing furnace includes A predetermined number of wafers are stored and processed. In the processing furnace, the substrates are held in multiple stages in a horizontal posture by a substrate holder (hereinafter referred to as a boat).

基板処理装置でウェーハに成膜処理を行う場合、通常、被処理ウェーハの材質は石英ウェーハ、Siウェーハ、SiCウェーハ等の内一種類であり、又ボートがウェーハを保持する形態はボート全体で単一形態となっていた。即ち、ボートでのウェーハ保持間隔は同一であり、又ボートのウェーハ保持部の形状も同一となっていた。   When a film processing is performed on a wafer with a substrate processing apparatus, the material of the wafer to be processed is usually one of quartz wafer, Si wafer, SiC wafer, etc., and the form in which the boat holds the wafer is simply the entire boat. It was a form. That is, the wafer holding interval in the boat is the same, and the shape of the wafer holding portion of the boat is also the same.

然し乍ら、近年の顧客需要の多様化が進み、バッチ式の基板処理装置に於いても、複数の種類のウェーハに対して同時に処理を行う様になっている。   However, the diversification of customer demands in recent years has led to the simultaneous processing of a plurality of types of wafers even in a batch type substrate processing apparatus.

複数種のウェーハ、例えば種類や材質が異なるウェーハ、又板厚が異なるウェーハを処理炉内に混在して処理する場合が生じている。   There are cases where plural types of wafers, for example, wafers of different types and materials, or wafers of different plate thicknesses are mixed and processed in a processing furnace.

ウェーハの保持間隔、ウェーハ保持部の形状が同一で、種類の異なるウェーハを処理した場合、適正に処理できない場合が生じる。   When wafers having the same holding interval and the same shape of the wafer holding portion and different types of wafers are processed, there are cases where the wafers cannot be processed properly.

例えば、板厚の異なるSiウェーハと石英ウェーハをボートにより同時に保持して加熱処理した場合、Siウェーハと石英ウェーハとは板厚、熱膨張が異なる為、例えばSiウェーハの反りが大きくSiウェーハのエッジ部が上側のウェーハ保持部に接触して傷を発生し、同時にパーティクルが発生して処理品質の低下を導く場合があった。   For example, when Si wafers and quartz wafers with different plate thicknesses are simultaneously held by a boat and heat-treated, the Si wafers and quartz wafers have different plate thicknesses and thermal expansions. In some cases, the part contacts the upper wafer holding part to generate scratches, and at the same time, particles are generated, leading to deterioration in processing quality.

更に、単一種のウェーハを処理する場合であっても、ウェーハの炉内での位置で、ガス流量、成膜温度が異なり、バッチ処理する全てのウェーハが均一に処理できるとは限らなかった。   Furthermore, even when processing a single type of wafer, the gas flow rate and the film forming temperature are different at the position of the wafer in the furnace, and not all wafers to be batch processed can be processed uniformly.

本発明は斯かる実情に鑑み、バッチ処理に於いて、複数種のウェーハを同時に処理し、而も処理品質を向上させようとするものである。   In view of such a situation, the present invention intends to simultaneously process a plurality of types of wafers in batch processing to improve processing quality.

本発明は、基板を処理する反応管と、該反応管内の基板を加熱するヒータと、前記反応管内で所要数の基板を保持する基板保持具とを有し、該基板保持具は少なくとも2種類以上の基板を保持すると共に、各種類の基板に対応したウェーハ保持領域を有し、各ウェーハ保持領域毎に基板を支持する基板支持部の間隔又は/及び形状が異なる様構成された基板処理装置に係るものである。   The present invention includes a reaction tube for processing a substrate, a heater for heating the substrate in the reaction tube, and a substrate holder for holding a required number of substrates in the reaction tube, and the substrate holder has at least two kinds. A substrate processing apparatus configured to hold the above substrates and have a wafer holding region corresponding to each type of substrate, and the intervals or / and shapes of the substrate support portions for supporting the substrates differ for each wafer holding region. It is related to.

本発明によれば、基板を処理する反応管と、該反応管内の基板を加熱するヒータと、前記反応管内で所要数の基板を保持する基板保持具とを有し、該基板保持具は少なくとも2種類以上の基板を保持すると共に、各種類の基板に対応したウェーハ保持領域を有し、各ウェーハ保持領域毎に基板を支持する基板支持部の間隔又は/及び形状が異なる様構成されたので、各種の基板それぞれの処理中に生じる反りによるボートの他の部位との接触が避けられ、パーティクルの発生が抑制され、複数の基板を同時に処理した場合の処理品質が向上するという優れた効果を発揮する。   According to the present invention, there is provided a reaction tube for processing a substrate, a heater for heating the substrate in the reaction tube, and a substrate holder for holding a required number of substrates in the reaction tube, and the substrate holder is at least Since it holds two or more types of substrates, it has a wafer holding area corresponding to each type of substrate, and each wafer holding area is configured so that the interval or / and the shape of the substrate support part supporting the substrate are different. The excellent effect of avoiding contact with other parts of the boat due to warpage occurring during the processing of each of the various substrates, suppressing the generation of particles, and improving the processing quality when processing multiple substrates simultaneously. Demonstrate.

以下、図面を参照しつつ本発明を実施する為の最良の形態を説明する。   The best mode for carrying out the present invention will be described below with reference to the drawings.

先ず、図1に於いて、本発明が実施される基板処理装置の概略を説明する。   First, an outline of a substrate processing apparatus in which the present invention is implemented will be described with reference to FIG.

ヒータベース21に加熱手段であるヒータ10が立設され、該ヒータ10内に炭化珪素製の均熱管1が同心に収納され、該均熱管1内に炭化珪素製又は石英製の反応管2が同心に配設され、該反応管2はウェーハ17を収納し、該ウェーハ17を処理する処理室19を画成する。尚、該処理室19で処理されるウェーハ17は、石英ウェーハ、Siウェーハ、SiCウェーハ等の内、2種類以上が同時に処理される。   A heater 10 serving as a heating means is erected on the heater base 21, and a silicon carbide soaking tube 1 is concentrically housed in the heater 10, and a silicon carbide or quartz reaction tube 2 is contained in the soaking tube 1. Arranged concentrically, the reaction tube 2 accommodates the wafer 17 and defines a processing chamber 19 for processing the wafer 17. Note that two or more types of wafers 17 to be processed in the processing chamber 19 are simultaneously processed among quartz wafers, Si wafers, SiC wafers, and the like.

前記反応管2の下端部には導入口5が取付けられ、該導入口5はガス供給管3を介して図示しない処理ガス供給源、或は窒素ガス等の不活性ガス(パージガス)供給源に接続され、前記ガス供給管3には流量制御手段、例えばマスフローコントローラ22が設けられている。又前記反応管2の下端部には排気ポート9が連通され、該排気ポート9はガス排気管4を介して図示しない排気装置に接続され、前記ガス排気管4には圧力センサ23、圧力調整器24が設けられている。   An inlet 5 is attached to the lower end of the reaction tube 2, and the inlet 5 is connected to a processing gas supply source (not shown) or an inert gas (purge gas) supply source such as nitrogen gas via a gas supply pipe 3. The gas supply pipe 3 is connected to a flow rate control means, for example, a mass flow controller 22. An exhaust port 9 communicates with the lower end portion of the reaction tube 2, and the exhaust port 9 is connected to an exhaust device (not shown) via a gas exhaust tube 4. The gas exhaust tube 4 has a pressure sensor 23 and a pressure adjustment. A vessel 24 is provided.

前記導入口5には導管6が連通され、該導管6は前記反応管2の外面に沿って上昇し、該反応管2の上端面に設けられたガス溜め部7に連通し、該ガス溜め部7は分散孔8を介して前記処理室19と連通している。   A conduit 6 communicates with the introduction port 5, the conduit 6 rises along the outer surface of the reaction tube 2, communicates with a gas reservoir 7 provided on the upper end surface of the reaction tube 2, and the gas reservoir The part 7 communicates with the processing chamber 19 through the dispersion hole 8.

該処理室19には炭化珪素製又は石英製のボート16が装入、引出し可能となっており、該ボート16はボートキャップ15、ベース12を介してシールキャップ13に載置され、該シールキャップ13は前記反応管2の下端開放面を気密に閉塞可能である。前記シールキャップ13はボートエレベータ18によって支持され、該ボートエレベータ18は前記シールキャップ13を介して前記ボートキャップ15、前記ボート16を昇降可能であり、昇降によって該ボート16が前記処理室19に装脱可能となっている。   A silicon carbide or quartz boat 16 can be loaded into and withdrawn from the processing chamber 19. The boat 16 is placed on a seal cap 13 via a boat cap 15 and a base 12. 13 can airtightly close the open bottom surface of the reaction tube 2. The seal cap 13 is supported by a boat elevator 18, and the boat elevator 18 can raise and lower the boat cap 15 and the boat 16 through the seal cap 13, and the boat 16 is mounted in the processing chamber 19 by raising and lowering. It is possible to remove.

前記ボートキャップ15は前記ベース12に対して回転可能であり、前記ボートキャップ15は回転手段14によって回転可能となっている。   The boat cap 15 is rotatable with respect to the base 12, and the boat cap 15 is rotatable by a rotating means 14.

図1中、25は主制御部を示し、該主制御部25は温度制御部26、ガス流量制御部27、駆動制御部28、圧力制御部29を具備している。   In FIG. 1, reference numeral 25 denotes a main control unit, and the main control unit 25 includes a temperature control unit 26, a gas flow rate control unit 27, a drive control unit 28, and a pressure control unit 29.

炉内の所要箇所の温度を検出する熱電対11からの検出結果は前記温度制御部26に入力され、該温度制御部26は温度検出結果を基に前記処理室19が所定温度、例えばプロセス温度となる様に前記ヒータ10を制御する。又、前記ガス流量制御部27は前記導入口5から導入される反応ガスを所定流量に制御し、前記圧力制御部29は、前記圧力センサ23から入力される圧力を基に前記圧力調整器24を制御して前記処理室19の圧力を所定圧力、例えばプロセス圧力に制御する。   A detection result from the thermocouple 11 that detects the temperature of a required location in the furnace is input to the temperature control unit 26, and the temperature control unit 26 sets the processing chamber 19 to a predetermined temperature, for example, a process temperature based on the temperature detection result. The heater 10 is controlled so that The gas flow rate control unit 27 controls the reaction gas introduced from the introduction port 5 to a predetermined flow rate, and the pressure control unit 29 is based on the pressure input from the pressure sensor 23. To control the pressure in the processing chamber 19 to a predetermined pressure, for example, a process pressure.

前記駆動制御部28は、前記回転手段14を制御して処理中の前記ボート16を所定の回転速度で回転させ、又前記ボートエレベータ18を制御して、前記ボート16の昇降を行わせる。   The drive control unit 28 controls the rotating means 14 to rotate the boat 16 being processed at a predetermined rotational speed, and controls the boat elevator 18 to raise and lower the boat 16.

以下、基板処理の一例、例えば、酸化・拡散処理を説明する。   Hereinafter, an example of substrate processing, for example, oxidation / diffusion processing will be described.

前記ボートエレベータ18を駆動して、前記ボート16を降下させる。   The boat elevator 18 is driven to lower the boat 16.

図示しないウェーハ移載機により前記ボート16にウェーハ17を1バッチ分の所定枚数移載する。前記ヒータ10により前記反応管2が前記均熱管1を介して加熱され、前記熱電対11により検出される前記処理室19の温度に基づいて、該処理室19の温度が所定の温度、例えば600℃に制御される。尚、予め前記処理室19は前記導入口5、前記導管6より不活性ガスが供給され、不活性ガスが充填されている。   A predetermined number of wafers 17 are transferred onto the boat 16 by a wafer transfer machine (not shown). The reaction tube 2 is heated by the heater 10 through the soaking tube 1, and the temperature of the processing chamber 19 is determined based on the temperature of the processing chamber 19 detected by the thermocouple 11. Controlled to ° C. The processing chamber 19 is previously filled with an inert gas by being supplied with an inert gas from the inlet 5 and the conduit 6.

未処理ウェーハ17が装填された前記ボート16が前記ボートエレベータ18により前記反応管2に装入される。前記ボート16の装入状態では、前記ベース12が前記反応管2の下端開口部を気密に閉塞する。前記処理室19の温度を、例えば処理温度としての750〜800℃程度に昇温しつつ前記圧力センサ23の検出圧力を基に前記処理室19の圧力が処理圧、例えば750Torr〜760Torrに維持される。   The boat 16 loaded with unprocessed wafers 17 is loaded into the reaction tube 2 by the boat elevator 18. In the loaded state of the boat 16, the base 12 airtightly closes the lower end opening of the reaction tube 2. While the temperature of the processing chamber 19 is raised to, for example, about 750 to 800 ° C. as the processing temperature, the pressure of the processing chamber 19 is maintained at the processing pressure, for example, 750 Torr to 760 Torr based on the detected pressure of the pressure sensor 23. The

前記回転手段14が駆動され、前記ボート16を介して前記ウェーハ17が回転される。同時に前記ガス供給管3から反応ガス若しくは水分発生器(図示せず)から水蒸気が供給される。供給された反応ガス若しくは水蒸気は、前記ガス溜め部7から前記分散孔8を通って前記反応管2を下降し、前記ウェーハ17に対して均等に供給され、酸化・拡散の所要の処理がなされる。酸化・拡散処理中の前記処理室19は、前記ガス排気管4を介して排気ガスが排気され、所定の圧力になる様前記圧力調整器24により圧力が制御される。   The rotating means 14 is driven, and the wafer 17 is rotated through the boat 16. At the same time, water vapor is supplied from the gas supply pipe 3 from a reaction gas or a moisture generator (not shown). The supplied reaction gas or water vapor descends the reaction tube 2 from the gas reservoir 7 through the dispersion hole 8 and is evenly supplied to the wafer 17 to perform the required processing of oxidation and diffusion. The The pressure in the processing chamber 19 during the oxidation / diffusion process is controlled by the pressure regulator 24 so that the exhaust gas is exhausted through the gas exhaust pipe 4 and reaches a predetermined pressure.

基板処理が完了すると、前記処理室19が不活性ガスによりガスパージされ、前記ボートエレベータ18により前記ボート16が降下され、処理済のウェーハ17が払出される。   When the substrate processing is completed, the processing chamber 19 is purged with an inert gas, the boat elevator 18 is lowered by the boat elevator 18, and the processed wafers 17 are discharged.

空となった前記ボート16に未処理ウェーハ17が移載され、上記した処理が繰返される。   Unprocessed wafers 17 are transferred to the empty boat 16 and the above processing is repeated.

尚、本発明で処理される基板の処理条件は、一例としてアニール処理に於いては、ウェーハ温度は1200℃、ガス種供給量はArガス、10m3 /min、処理圧力は755Torrである。 As an example, the processing conditions of the substrate processed in the present invention are as follows. In the annealing process, the wafer temperature is 1200 ° C., the gas species supply amount is Ar gas, 10 m 3 / min, and the processing pressure is 755 Torr.

次に、図2に於いて、前記ボート16のウェーハ支持部30について説明する。又、処理されるウェーハ17は、Siウェーハ17a、石英ウェーハ17bであるとして説明する。   Next, referring to FIG. 2, the wafer support 30 of the boat 16 will be described. In the following description, it is assumed that the wafers 17 to be processed are the Si wafer 17a and the quartz wafer 17b.

図2中、前記ボート16の上部がSiウェーハ保持領域31、下部が石英ウェーハ保持領域32を示している。   In FIG. 2, the upper portion of the boat 16 shows a Si wafer holding region 31 and the lower portion shows a quartz wafer holding region 32.

Siと石英の材質を比較した場合、Siの方が石英より熱膨張率が大きく、前記Siウェーハ17aは前記石英ウェーハ17bに対して厚みが薄い。これら、材質形状の相違から、前記Siウェーハ17aは前記石英ウェーハ17bに対して加熱した場合の反りが大きい。例えば前記Siウェーハ17aについては、直径300mmのウェーハで中心部と周辺部との反りの差は5mm程度生じる。又、石英ウェーハ17bについては、直径300mmのウェーハで中心部と周辺部との反りの差は1mm以下程度生じる。   When the materials of Si and quartz are compared, Si has a larger coefficient of thermal expansion than quartz, and the Si wafer 17a is thinner than the quartz wafer 17b. Because of these differences in material shape, the Si wafer 17a has a large warp when heated with respect to the quartz wafer 17b. For example, with respect to the Si wafer 17a, the difference in warpage between the central portion and the peripheral portion is about 5 mm in a wafer having a diameter of 300 mm. As for the quartz wafer 17b, the difference in warpage between the central portion and the peripheral portion is about 1 mm or less in a wafer having a diameter of 300 mm.

反り量の大きいSiウェーハ保持領域31での基板保持間隔G1を石英ウェーハ保持領域32での基板保持間隔G2より大きくし、又各基板保持間隔G1、基板保持間隔G2は、それぞれ前記Siウェーハ17a、前記石英ウェーハ17bが最大反った場合の反り量より所要量の余裕がある様に、大きく設定する。余裕量としては、反った周端より更に1mm程度の間隙が形成される様にする。   The substrate holding interval G1 in the Si wafer holding region 31 with a large amount of warpage is made larger than the substrate holding interval G2 in the quartz wafer holding region 32, and each substrate holding interval G1 and substrate holding interval G2 is set to the Si wafer 17a, The quartz wafer 17b is set larger than the warp amount when the quartz wafer 17b is warped to the maximum. As an allowance, a gap of about 1 mm is formed from the curved peripheral edge.

基板保持間隔G1、基板保持間隔G2の相違は、ウェーハの材質、直径等が考慮されて設定され、上記した直径300mmのウェーハの例では、例えば基板保持間隔G1が8.5mmで設定されると、基板保持間隔G2は7.5mmと設定される。   The difference between the substrate holding interval G1 and the substrate holding interval G2 is set in consideration of the material and diameter of the wafer. In the example of the wafer having a diameter of 300 mm, for example, the substrate holding interval G1 is set to 8.5 mm. The substrate holding interval G2 is set to 7.5 mm.

又、基板保持間隔G1、基板保持間隔G2を変更する方法としては、前記ウェーハ支持部30が設けられるピッチを変更する、或は該ウェーハ支持部30の厚みを変更する。或はピッチを変更すると共に厚みを変更する方法が採られる。   As a method of changing the substrate holding interval G1 and the substrate holding interval G2, the pitch at which the wafer support portions 30 are provided is changed, or the thickness of the wafer support portions 30 is changed. Alternatively, a method of changing the pitch and changing the thickness is adopted.

図2では、前記Siウェーハ17aを支持するウェーハ支持部30aの厚みを薄く、前記石英ウェーハ17bを支持するウェーハ支持部30bの厚みを厚くし、更に前記ウェーハ支持部30のピッチをSiウェーハ保持領域31と石英ウェーハ保持領域32とで変更して、基板保持間隔G1、基板保持間隔G2の間隙が得られる様にしてある。   In FIG. 2, the thickness of the wafer support 30a for supporting the Si wafer 17a is reduced, the thickness of the wafer support 30b for supporting the quartz wafer 17b is increased, and the pitch of the wafer support 30 is changed to the Si wafer holding area. 31 and the quartz wafer holding region 32 are changed so that a gap of the substrate holding interval G1 and the substrate holding interval G2 is obtained.

本発明の様に、処理時のウェーハの反りでウェーハ周辺部が上側のウェーハ支持部30に当接しない様にすることで、前記Siウェーハ17a、前記石英ウェーハ17bを混在させて処理した場合の、パーティクル発生量が大幅に減少する。   As in the present invention, the Si wafer 17a and the quartz wafer 17b are mixed and processed by preventing the wafer periphery from coming into contact with the upper wafer support 30 due to the warpage of the wafer during processing. The amount of particles generated is greatly reduced.

図3は、従来の基板処理装置により前記Siウェーハ17a、前記石英ウェーハ17bを混在させて処理した場合と、本発明で前記Siウェーハ17a、前記石英ウェーハ17bを混在させて処理した場合との比較を示しており、本発明に係る基板処理装置での処理ではパーティクルの発生量が大幅に減少し、又膜厚の均一性も改善されており、基板保持間隔G1、基板保持間隔G2を変えることで、ウェーハの処理品質に悪影響がないことが示されている。   FIG. 3 shows a comparison between the case where the Si wafer 17a and the quartz wafer 17b are mixed and processed by the conventional substrate processing apparatus and the case where the Si wafer 17a and the quartz wafer 17b are mixed and processed in the present invention. In the processing by the substrate processing apparatus according to the present invention, the generation amount of particles is greatly reduced and the uniformity of the film thickness is improved, and the substrate holding interval G1 and the substrate holding interval G2 are changed. It is shown that there is no adverse effect on the wafer processing quality.

又、ウェーハ17を支持する前記ウェーハ支持部30の数、ウェーハ支持部30の位置によってもウェーハ17の反り状態が変化する。従って、前記ウェーハ支持部30の数、位置の変更も考慮して、前記基板保持間隔G1、基板保持間隔G2を設定してもよい。   Further, the warpage state of the wafer 17 also changes depending on the number of the wafer support portions 30 that support the wafer 17 and the position of the wafer support portion 30. Therefore, the substrate holding interval G1 and the substrate holding interval G2 may be set in consideration of changes in the number and position of the wafer support portions 30.

又、上記実施の形態では、前記ボート16の上部をSiウェーハ保持領域31とし、下部を石英ウェーハ保持領域32としたが、逆に上部を石英ウェーハ保持領域32とし、下部をSiウェーハ保持領域31としてもよい。更に、前記ボート16の中間部をSiウェーハ保持領域31或は石英ウェーハ保持領域32としてもよい等、保持領域をどの様に設定するかは、処理基板に応じて適宜設定することができる。   In the above embodiment, the upper portion of the boat 16 is the Si wafer holding region 31 and the lower portion is the quartz wafer holding region 32. Conversely, the upper portion is the quartz wafer holding region 32 and the lower portion is the Si wafer holding region 31. It is good. Further, how to set the holding area, such as the Si wafer holding area 31 or the quartz wafer holding area 32, may be appropriately set according to the processing substrate.

又、ウェーハの間隔と膜厚均一性との依存関係があることは知られており、同一種類の基板に成膜される膜質の均一性を向上させる為、ウェーハ保持領域の位置に応じてウェーハの間隔を変更する様にしてもよい。   In addition, it is known that there is a dependency relationship between the wafer interval and the film thickness uniformity, and in order to improve the film quality uniformity formed on the same type of substrate, the wafer depends on the position of the wafer holding region. The interval may be changed.

(付記)
尚、本発明は以下の実施の態様を含む。
(Appendix)
The present invention includes the following embodiments.

(付記1)基板を処理する反応管と、該反応管内の基板を加熱するヒータと、前記反応管内で所要数の基板を保持する基板保持具とを有し、該基板保持具は少なくとも2種類以上の基板を保持すると共に、各種類の基板に対応したウェーハ保持領域を有し、各ウェーハ保持領域毎に基板を支持する基板支持部の間隔又は/及び形状が異なる様構成されたことを特徴とする基板処理装置。   (Additional remark 1) It has a reaction tube which processes a substrate, a heater which heats a substrate in the reaction tube, and a substrate holder which holds a required number of substrates in the reaction tube, and there are at least two kinds of the substrate holders In addition to holding the above-mentioned substrates, it has a wafer holding region corresponding to each type of substrate, and the interval or / and the shape of the substrate support part for supporting the substrate is different for each wafer holding region. A substrate processing apparatus.

(付記2)2種類以上の基板とは、石英、シリコン、炭化シリコンからなる群から選択される少なくとも2種類以上の異なる材質の基板である付記1の基板処理装置。   (Supplementary note 2) The substrate processing apparatus according to supplementary note 1, wherein the two or more types of substrates are substrates of at least two or more different materials selected from the group consisting of quartz, silicon, and silicon carbide.

(付記3)前記基板支持部の形状とは基板支持部の厚さである付記1の基板処理装置。   (Supplementary note 3) The substrate processing apparatus according to supplementary note 1, wherein the shape of the substrate support portion is a thickness of the substrate support portion.

(付記4)前記基板保持具は、第1の材質又は厚さの基板を保持する第1の領域と、第2の材質又は厚さの基板を保持する第2の領域とを有し、前記第1の領域と前記第2の領域とでは、基板を支持する支持部の間隔又は/及び形状が異なる様に構成される付記1の基板処理装置。   (Additional remark 4) The said board | substrate holder has the 1st area | region which hold | maintains the board | substrate of 1st material or thickness, and the 2nd area | region which hold | maintains the board | substrate of 2nd material or thickness, The substrate processing apparatus according to supplementary note 1, wherein the first region and the second region are configured so that a distance or / and a shape of a support portion supporting a substrate are different.

(付記5)前記第1の材質とはシリコンであり、前記第2の材質とは石英である付記4の基板処理装置。   (Supplementary note 5) The substrate processing apparatus according to supplementary note 4, wherein the first material is silicon and the second material is quartz.

(付記6)前記第1の領域に於ける支持部の間隔の方が、前記第2の領域に於ける支持部の間隔よりも大きい付記5の基板処理装置。   (Supplementary note 6) The substrate processing apparatus according to supplementary note 5, wherein an interval between the support portions in the first region is larger than an interval between the support portions in the second region.

(付記7)第1の領域に於ける支持部の厚さの方が、第2の領域に於ける支持部の厚さよりも薄い付記5又は付記6の基板処理装置。   (Supplementary note 7) The substrate processing apparatus according to Supplementary note 5 or 6, wherein the thickness of the support portion in the first region is thinner than the thickness of the support portion in the second region.

(付記8)付記1の基板処理装置を用いて、少なくとも2種類以上の異なる材質又は厚さからなる基板を同一反応室内で一度に処理する工程を有することを特徴とする半導体装置の製造方法。   (Supplementary note 8) A method for manufacturing a semiconductor device, comprising using the substrate processing apparatus of supplementary note 1 to process at least two kinds of substrates made of different materials or thicknesses in the same reaction chamber at a time.

本発明の実施の形態に係る基板処理装置を示す立断面図である。1 is an elevational sectional view showing a substrate processing apparatus according to an embodiment of the present invention. 該基板処理装置に於けるボートの一部を示す説明図である。It is explanatory drawing which shows a part of boat in this substrate processing apparatus. 本発明の実施の形態に係る基板処理装置で処理した場合の基板の処理状態と、従来の基板処理装置で処理した場合の基板の処理状態を示す図である。It is a figure which shows the processing state of the board | substrate when processed with the substrate processing apparatus which concerns on embodiment of this invention, and the processing state of the board | substrate when processed with the conventional substrate processing apparatus.

符号の説明Explanation of symbols

1 均熱管
2 反応管
10 ヒータ
16 ボート
17 ウェーハ
17a Siウェーハ
17b 石英ウェーハ
19 処理室
30 ウェーハ支持部
31 Siウェーハ保持領域
32 石英ウェーハ保持領域
DESCRIPTION OF SYMBOLS 1 Soaking tube 2 Reaction tube 10 Heater 16 Boat 17 Wafer 17a Si wafer 17b Quartz wafer 19 Processing chamber 30 Wafer support part 31 Si wafer holding area 32 Quartz wafer holding area

Claims (1)

基板を処理する反応管と、該反応管内の基板を加熱するヒータと、前記反応管内で所要数の基板を保持する基板保持具とを有し、該基板保持具は少なくとも2種類以上の基板を保持すると共に、各種類の基板に対応したウェーハ保持領域を有し、各ウェーハ保持領域毎に基板を支持する基板支持部の間隔又は/及び形状が異なる様構成されたことを特徴とする基板処理装置。   A reaction tube that processes the substrate; a heater that heats the substrate in the reaction tube; and a substrate holder that holds a required number of substrates in the reaction tube. The substrate holder includes at least two kinds of substrates. The substrate processing is characterized in that it has a wafer holding area corresponding to each type of substrate and is configured such that the interval or / and the shape of the substrate support portion for supporting the substrate is different for each wafer holding area. apparatus.
JP2005184339A 2005-06-24 2005-06-24 Substrate processing device Pending JP2007005581A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005184339A JP2007005581A (en) 2005-06-24 2005-06-24 Substrate processing device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005184339A JP2007005581A (en) 2005-06-24 2005-06-24 Substrate processing device

Publications (1)

Publication Number Publication Date
JP2007005581A true JP2007005581A (en) 2007-01-11

Family

ID=37690889

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005184339A Pending JP2007005581A (en) 2005-06-24 2005-06-24 Substrate processing device

Country Status (1)

Country Link
JP (1) JP2007005581A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013080771A (en) * 2011-10-03 2013-05-02 Hitachi Kokusai Electric Inc Substrate processing apparatus and manufacturing method of semiconductor device
JP2014110305A (en) * 2012-11-30 2014-06-12 Toyota Motor Corp Semiconductor device manufacturing method

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013080771A (en) * 2011-10-03 2013-05-02 Hitachi Kokusai Electric Inc Substrate processing apparatus and manufacturing method of semiconductor device
JP2014110305A (en) * 2012-11-30 2014-06-12 Toyota Motor Corp Semiconductor device manufacturing method

Similar Documents

Publication Publication Date Title
JP4759073B2 (en) Substrate support, substrate processing apparatus, substrate processing method, and semiconductor device manufacturing method
JP2018107255A (en) Film deposition apparatus, film deposition method and heat insulation member
JP2009044023A (en) Manufacturing method of semiconductor device and substrate processing device
JP2004063779A (en) Epitaxial wafer manufacturing apparatus and susceptor structure
WO2012026241A1 (en) Method for manufacturing semiconductor device, and substrate treatment device
JP2007243014A (en) Method of manufacturing semiconductor device and substrate processing apparatus
JP4652408B2 (en) Substrate processing apparatus, reaction tube, substrate processing method, and semiconductor device manufacturing method
JP2007005581A (en) Substrate processing device
JP2003273037A (en) Method for epitaxially coating surface side of semiconductor wafer in cvd reaction vessel, coated semiconductor wafer and susceptor for cvd reaction vessel
JP3904497B2 (en) Manufacturing method of semiconductor device
JPWO2020188743A1 (en) Manufacturing method of semiconductor device, substrate processing device and recording medium
JP2004273605A (en) Substrate processing apparatus
JP2010086985A (en) Wafer-processing apparatus
JP4404666B2 (en) Substrate support, substrate processing apparatus, and semiconductor device manufacturing method
JP2009016426A (en) Manufacturing method for semiconductor device, and board processing apparatus
JP4703230B2 (en) Semiconductor device manufacturing method and substrate processing apparatus
JP2963145B2 (en) Method and apparatus for forming CVD film
JP2006093411A (en) Board processor
JPH06302566A (en) Method and apparatus for manufacturing semiconductor device
JP2009289807A (en) Method of manufacturing semiconductor device
JP2006294779A (en) Heat processing furnace
JP2007324478A (en) Substrate processing apparatus
JP2008218877A (en) Substrate treatment device and method of manufacturing semiconductor device
JP2004304128A (en) Manufacturing method of semiconductor device
JP2007227470A (en) Substrate processor