JP2006523059A5 - - Google Patents

Download PDF

Info

Publication number
JP2006523059A5
JP2006523059A5 JP2006506442A JP2006506442A JP2006523059A5 JP 2006523059 A5 JP2006523059 A5 JP 2006523059A5 JP 2006506442 A JP2006506442 A JP 2006506442A JP 2006506442 A JP2006506442 A JP 2006506442A JP 2006523059 A5 JP2006523059 A5 JP 2006523059A5
Authority
JP
Japan
Prior art keywords
demodulated signal
offset voltage
signal
subtracting
uncorrected
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2006506442A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006523059A (ja
Filing date
Publication date
Priority claimed from GBGB0308168.4A external-priority patent/GB0308168D0/en
Application filed filed Critical
Publication of JP2006523059A publication Critical patent/JP2006523059A/ja
Publication of JP2006523059A5 publication Critical patent/JP2006523059A5/ja
Withdrawn legal-status Critical Current

Links

JP2006506442A 2003-04-09 2004-03-30 直流オフセット電圧補正部を有する受信機 Withdrawn JP2006523059A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
GBGB0308168.4A GB0308168D0 (en) 2003-04-09 2003-04-09 Receiver having DC offset voltage correction
PCT/IB2004/001045 WO2004091160A1 (en) 2003-04-09 2004-03-30 Receiver having dc offset voltage correction

Publications (2)

Publication Number Publication Date
JP2006523059A JP2006523059A (ja) 2006-10-05
JP2006523059A5 true JP2006523059A5 (enExample) 2007-03-01

Family

ID=9956462

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006506442A Withdrawn JP2006523059A (ja) 2003-04-09 2004-03-30 直流オフセット電圧補正部を有する受信機

Country Status (8)

Country Link
US (1) US20070177692A1 (enExample)
EP (1) EP1616421A1 (enExample)
JP (1) JP2006523059A (enExample)
KR (1) KR20060002953A (enExample)
CN (1) CN1768515A (enExample)
GB (1) GB0308168D0 (enExample)
TW (1) TW200501602A (enExample)
WO (1) WO2004091160A1 (enExample)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8195096B2 (en) 2006-07-13 2012-06-05 Mediatek Inc. Apparatus and method for enhancing DC offset correction speed of a radio device
TWI330026B (en) * 2007-04-02 2010-09-01 Realtek Semiconductor Corp Receiving system and related method for calibrating dc offset
CN101453229B (zh) * 2007-11-28 2013-07-03 瑞昱半导体股份有限公司 用以校正直流偏移的接收系统及其相关方法
JP2013222402A (ja) * 2012-04-18 2013-10-28 Nippon Reliance Kk オフセット調整回路及びプログラム
JP6939660B2 (ja) * 2018-03-13 2021-09-22 トヨタ自動車株式会社 車両走行制御システム

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0503728B1 (en) * 1991-03-15 1997-08-27 Koninklijke Philips Electronics N.V. Data receiver comprising a control loop with reduced sampling frequency
GB2274759B (en) * 1993-02-02 1996-11-13 Nokia Mobile Phones Ltd Correction of D.C offset in received and demodulated radio signals
US5724653A (en) * 1994-12-20 1998-03-03 Lucent Technologies Inc. Radio receiver with DC offset correction circuit
US6175728B1 (en) * 1997-03-05 2001-01-16 Nec Corporation Direct conversion receiver capable of canceling DC offset voltages
TW405314B (en) * 1998-08-28 2000-09-11 Ind Tech Res Inst Device for eliminating DC offset utilizing noise regulation technique and its method
GB2349313A (en) * 1999-04-21 2000-10-25 Ericsson Telefon Ab L M Radio receiver
US6275087B1 (en) * 1999-11-16 2001-08-14 Lsi Logic Corporation Adaptive cancellation of time variant DC offset
GB0100202D0 (en) * 2001-01-04 2001-02-14 Koninkl Philips Electronics Nv Receiver having a variable threshold slicer stage and a method of updating the threshold levels of the slicer stage
DE10251288B4 (de) * 2002-11-04 2005-08-11 Advanced Micro Devices, Inc., Sunnyvale Equalizerschaltung mit Kerbkompensation für einen Direktmischempfänger

Similar Documents

Publication Publication Date Title
US20150103961A1 (en) Digital frequency band detector for clock and data recovery
JP2014187686A5 (enExample)
US9722845B2 (en) Bluetooth low energy frequency offset and modulation index estimation
CN102821079A (zh) 大频偏条件下单载波频域均衡系统载波频偏估计和补偿方法
JP2005519551A5 (enExample)
JP2006523059A5 (enExample)
US7046743B2 (en) Demodulator for demodulating digital modulated signals
CN101060509A (zh) 符号定时检测器和无线终端
US20150188551A1 (en) Clock recovery using quantized phase error samples using jitter frequency-dependent quantization thresholds and loop gains
WO2005048548A3 (en) Digital data receiver for edge cellular standard
US6542028B1 (en) System and method for efficient demodulation and filtering of a received signal
TW200623749A (en) Method and apparatus for estimating and correcting baseband frequency error in a receiver
JP2017204861A (ja) 受信機
CN105703878A (zh) 一种序列检测方法及装置
US7764749B2 (en) Phase tracking for received signals using adaptive interpolation
JP2017204861A5 (enExample)
CN104821791A (zh) 基于自适应均衡且具有校频功能的解调器装置
JP2006523059A (ja) 直流オフセット電圧補正部を有する受信機
KR100725486B1 (ko) 통신기기용 타이밍 동기 검출 장치와 방법 및 이를 적용한 통신기기
KR101884228B1 (ko) Ｏｑｐｓｋ 수신 시스템
JP2795053B2 (ja) 復調装置
JP4641927B2 (ja) Ｆｓｋ復調回路
JP2005160042A5 (enExample)
KR20080044207A (ko) 동일채널 간섭 및 ａｗｇｎ 채널들에서 개선된 성능을 갖는ｇｆｓｋ／ｇｍｓｋ 검출기
TWI463809B (zh) 通訊系統及執行通訊系統中聯合偵測之方法