JP2006507602A5 - - Google Patents

Download PDF

Info

Publication number
JP2006507602A5
JP2006507602A5 JP2004555384A JP2004555384A JP2006507602A5 JP 2006507602 A5 JP2006507602 A5 JP 2006507602A5 JP 2004555384 A JP2004555384 A JP 2004555384A JP 2004555384 A JP2004555384 A JP 2004555384A JP 2006507602 A5 JP2006507602 A5 JP 2006507602A5
Authority
JP
Japan
Prior art keywords
blocks
cache
storage
sub
storage blocks
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004555384A
Other languages
English (en)
Japanese (ja)
Other versions
JP4425798B2 (ja
JP2006507602A (ja
Filing date
Publication date
Priority claimed from US10/304,605 external-priority patent/US7073026B2/en
Application filed filed Critical
Publication of JP2006507602A publication Critical patent/JP2006507602A/ja
Publication of JP2006507602A5 publication Critical patent/JP2006507602A5/ja
Application granted granted Critical
Publication of JP4425798B2 publication Critical patent/JP4425798B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2004555384A 2002-11-26 2003-11-06 １サイクルで複数回のアクセスを支援するキャッシュメモリを含むマイクロプロセッサ Expired - Fee Related JP4425798B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US10/304,605 US7073026B2 (en) 2002-11-26 2002-11-26 Microprocessor including cache memory supporting multiple accesses per cycle
PCT/US2003/035280 WO2004049171A2 (en) 2002-11-26 2003-11-06 Microprocessor including cache memory supporting multiple accesses per cycle

Publications (3)

Publication Number Publication Date
JP2006507602A JP2006507602A (ja) 2006-03-02
JP2006507602A5 true JP2006507602A5 (enExample) 2009-01-15
JP4425798B2 JP4425798B2 (ja) 2010-03-03

Family

ID=32325257

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004555384A Expired - Fee Related JP4425798B2 (ja) 2002-11-26 2003-11-06 １サイクルで複数回のアクセスを支援するキャッシュメモリを含むマイクロプロセッサ

Country Status (8)

Country Link
US (1) US7073026B2 (enExample)
EP (1) EP1565827B1 (enExample)
JP (1) JP4425798B2 (enExample)
KR (1) KR100955722B1 (enExample)
CN (1) CN1717664B (enExample)
AU (1) AU2003287522A1 (enExample)
TW (1) TWI307476B (enExample)
WO (1) WO2004049171A2 (enExample)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
AU2002357420A1 (en) * 2002-12-30 2004-07-22 Intel Corporation Cache victim sector tag buffer
US7254681B2 (en) * 2003-02-13 2007-08-07 Intel Corporation Cache victim sector tag buffer
US7111127B2 (en) * 2003-07-14 2006-09-19 Broadcom Corporation System for supporting unlimited consecutive data stores into a cache memory
JP4046716B2 (ja) * 2004-10-06 2008-02-13 株式会社ソニー・コンピュータエンタテインメント 情報処理装置およびデータ伝送方法
US8347034B1 (en) * 2005-01-13 2013-01-01 Marvell International Ltd. Transparent level 2 cache that uses independent tag and valid random access memory arrays for cache access
US7685372B1 (en) 2005-01-13 2010-03-23 Marvell International Ltd. Transparent level 2 cache controller
KR20070105779A (ko) * 2006-04-27 2007-10-31 엠텍비젼 주식회사 프로세스 기능을 갖는 메모리 장치 및 그 프로세스 방법
KR100782594B1 (ko) * 2006-07-14 2007-12-06 엠텍비젼 주식회사 데이터 처리 기능을 구비한 메모리 장치
US8909872B1 (en) 2006-10-31 2014-12-09 Hewlett-Packard Development Company, L. P. Computer system with coherent interconnection
CN101212488B (zh) * 2006-12-26 2011-08-24 梁国恩 双通道的网络储存管理装置与方法
JP4327863B2 (ja) * 2007-03-19 2009-09-09 株式会社東芝 映像蓄積装置とその制御方法
US20090006756A1 (en) * 2007-06-29 2009-01-01 Donley Greggory D Cache memory having configurable associativity
US9442846B2 (en) * 2009-03-17 2016-09-13 Cisco Technology, Inc. High speed memory systems and methods for designing hierarchical memory systems
US8433880B2 (en) 2009-03-17 2013-04-30 Memoir Systems, Inc. System and method for storing data in a virtualized high speed memory system
JP5482145B2 (ja) * 2009-11-25 2014-04-23 富士通株式会社 演算処理装置および演算処理装置の制御方法
WO2011075167A1 (en) * 2009-12-15 2011-06-23 Memoir Systems,Inc. System and method for reduced latency caching
US8843690B2 (en) 2011-07-11 2014-09-23 Avago Technologies General Ip (Singapore) Pte. Ltd. Memory conflicts learning capability
KR20140072276A (ko) * 2012-11-29 2014-06-13 삼성전자주식회사 불휘발성 메모리 및 불휘발성 메모리의 동작 방법
JP2015104045A (ja) * 2013-11-27 2015-06-04 株式会社日立製作所 通信装置、通信方法、および、記録媒体
US9753667B2 (en) * 2015-02-19 2017-09-05 Avago Technologies General Ip (Singapore) Pte. Ltd. High bandwidth memory and glitch-less differential XOR
US10073786B2 (en) 2015-05-28 2018-09-11 Micron Technology, Inc. Apparatuses and methods for compute enabled cache
KR101727407B1 (ko) * 2015-10-29 2017-04-14 주식회사 넥서스칩스 렌즈 왜곡 교정 장치 및 동작 방법
CN107526691B (zh) * 2016-06-21 2020-06-02 深圳市中兴微电子技术有限公司 一种缓存管理方法及装置
US10031834B2 (en) 2016-08-31 2018-07-24 Microsoft Technology Licensing, Llc Cache-based tracing for time travel debugging and analysis
US10915453B2 (en) * 2016-12-29 2021-02-09 Intel Corporation Multi level system memory having different caching structures and memory controller that supports concurrent look-up into the different caching structures
TWI650640B (zh) * 2017-07-14 2019-02-11 瑞昱半導體股份有限公司 用於處理器的資料存取裝置與方法
US10642737B2 (en) * 2018-02-23 2020-05-05 Microsoft Technology Licensing, Llc Logging cache influxes by request to a higher-level cache
US11914518B1 (en) * 2022-09-21 2024-02-27 Arm Limited Apparatus and method for operating a cache storage

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO1993013481A1 (en) * 1991-12-23 1993-07-08 Intel Corporation Interleaved cache for multiple accesses per clock in a microprocessor
EP0553743A1 (en) * 1992-01-31 1993-08-04 Motorola, Inc. A cache controller
US5878245A (en) * 1993-10-29 1999-03-02 Advanced Micro Devices, Inc. High performance load/store functional unit and data cache
US5752269A (en) * 1995-05-26 1998-05-12 National Semiconductor Corporation Pipelined microprocessor that pipelines memory requests to an external memory
JP2000501539A (ja) 1996-09-25 2000-02-08 フィリップス エレクトロニクス ネムローゼ フェンノートシャップ アドレス競合検出を持つ多重ポート・キャッシュメモリ
EP0840231A1 (en) 1996-10-31 1998-05-06 Texas Instruments Incorporated Microprocessor comprising multi-level cache memory
US5924117A (en) 1996-12-16 1999-07-13 International Business Machines Corporation Multi-ported and interleaved cache memory supporting multiple simultaneous accesses thereto
US6237064B1 (en) 1998-02-23 2001-05-22 Intel Corporation Cache memory with reduced latency
US5999474A (en) * 1998-10-01 1999-12-07 Monolithic System Tech Inc Method and apparatus for complete hiding of the refresh of a semiconductor memory
US6427191B1 (en) 1998-12-31 2002-07-30 Intel Corporation High performance fully dual-ported, pipelined cache design
US6574708B2 (en) * 2001-05-18 2003-06-03 Broadcom Corporation Source controlled cache allocation
AU2003220683A1 (en) * 2002-04-08 2003-10-27 University Of Texas System Non-uniform cache apparatus, systems, and methods

Similar Documents

Publication Publication Date Title
JP2006507602A5 (enExample)
EP3014623B1 (en) Hybrid memory device
US10672474B2 (en) High-performance on-module caching architectures for non-volatile dual in-line memory module (NVDIMM)
JP6236011B2 (ja) 物理的な行に共に記憶されたタグ及びデータを有するｄｒａｍキャッシュ
JP3765586B2 (ja) 多重プロセッサコンピューターシステムのアーキテクチャ
CN100580643C (zh) 包括多个存储器集线器模块的多处理器系统和方法
US20160216912A1 (en) Memory Access Methods And Apparatus
CA2042515C (en) Cache memory exchange protocol
JP2008532140A5 (enExample)
CA2519332A1 (en) System and method for dynamic mirror-bank addressing
CN109074333A (zh) 非确定性存储器协议
TW200721125A (en) Data access methods and storage ubsystems thereof
KR100726361B1 (ko) 메모리 장치들과의 통신을 위한 시스템 및 방법
US20140325105A1 (en) Memory system components for split channel architecture
KR20090042313A (ko) 다중 랭크 메모리 서브시스템에서 분할 버스 인터럽트의 협력 시그널링을 이네이블하기 위한 방법 및 장치
US20080162807A1 (en) Method and apparatus for redundant memory arrays
JP4782830B2 (ja) 非ｄｒａｍインジケータ及びｄｒａｍアレイに格納されていないデータにアクセスする方法
US8583873B2 (en) Multiport data cache apparatus and method of controlling the same
GB2570041A (en) DRAM bank activation management
KR101732841B1 (ko) 내장된 ecc 어드레스 맵핑
US6549991B1 (en) Pipelined SDRAM memory controller to optimize bus utilization
TW201842496A (zh) 具有可程式化緩衝器及快取大小的記憶體協定
JP2001306265A5 (enExample)
TW201734751A (zh) 致使內容型樣要被儲存至記憶體裝置的記憶體胞元之技術
AU2016228252B2 (en) Multi-processor computer architecture incorporating distributed multi-ported common memory modules