JP2006261173A - Semiconductor device - Google Patents

Semiconductor device Download PDF

Info

Publication number
JP2006261173A
JP2006261173A JP2005072560A JP2005072560A JP2006261173A JP 2006261173 A JP2006261173 A JP 2006261173A JP 2005072560 A JP2005072560 A JP 2005072560A JP 2005072560 A JP2005072560 A JP 2005072560A JP 2006261173 A JP2006261173 A JP 2006261173A
Authority
JP
Japan
Prior art keywords
bond
wire
electrode
semiconductor device
electrode pad
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2005072560A
Other languages
Japanese (ja)
Inventor
Satoru Shibata
哲 柴田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2005072560A priority Critical patent/JP2006261173A/en
Publication of JP2006261173A publication Critical patent/JP2006261173A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05553Shape in top view being rectangular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/0555Shape
    • H01L2224/05552Shape in top view
    • H01L2224/05554Shape in top view being square
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/06Structure, shape, material or disposition of the bonding areas prior to the connecting process of a plurality of bonding areas
    • H01L2224/0601Structure
    • H01L2224/0603Bonding areas having different sizes, e.g. different heights or widths
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48135Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip
    • H01L2224/48137Connecting between different semiconductor or solid-state bodies, i.e. chip-to-chip the bodies being arranged next to each other, e.g. on a common substrate
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48245Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic
    • H01L2224/48247Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being metallic connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • H01L2224/48465Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond the other connecting portion not on the bonding area being a wedge bond, i.e. ball-to-wedge, regular stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48471Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area being a ball bond, i.e. wedge-to-ball, reverse stitch
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4899Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids
    • H01L2224/48991Auxiliary members for wire connectors, e.g. flow-barriers, reinforcing structures, spacers, alignment aids being formed on the semiconductor or solid-state body to be connected
    • H01L2224/48992Reinforcing structures
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4911Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain
    • H01L2224/49111Disposition the connectors being bonded to at least one common bonding area, e.g. daisy chain the connectors connecting two common bonding areas, e.g. Litz or braid wires
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/491Disposition
    • H01L2224/4912Layout
    • H01L2224/49171Fan-out arrangements
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/494Connecting portions
    • H01L2224/4945Wire connectors having connecting portions of different types on the semiconductor or solid-state body, e.g. regular and reverse stitches
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8512Aligning
    • H01L2224/85148Aligning involving movement of a part of the bonding apparatus
    • H01L2224/85169Aligning involving movement of a part of the bonding apparatus being the upper part of the bonding apparatus, i.e. bonding head, e.g. capillary or wedge
    • H01L2224/8518Translational movements
    • H01L2224/85191Translational movements connecting first both on and outside the semiconductor or solid-state body, i.e. regular and reverse stitches
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/85909Post-treatment of the connector or wire bonding area
    • H01L2224/85951Forming additional members, e.g. for reinforcing
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/12Passive devices, e.g. 2 terminal devices
    • H01L2924/1204Optical Diode
    • H01L2924/12041LED
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/20Parameters
    • H01L2924/207Diameter ranges
    • H01L2924/20752Diameter ranges larger or equal to 20 microns less than 30 microns

Abstract

<P>PROBLEM TO BE SOLVED: To provide a semiconductor device having a high connection reliability against heating. <P>SOLUTION: Two wires 8 electrically connect an electrode pad 10 formed on a photo detector 4 and an electrode pad 10 formed on a control element 5. The first wire 11 has its first bond 11a connected to the electrode pad 10 of the photo detector 4 while having its second bond 11b connected to the electrode pad 10 of the control element 5. The second wire 12 has its first bond 12a made into a security bond connected at the position of the second bond 11b of the first wire 11, and has its second bond 12b connected to a position different from the position of the first bond 11a of the first wire 11. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

本発明は、半導体素子と、半導体素子を樹脂封止する樹脂パッケージと、半導体素子に設けられた電極および他の電極を接続するワイヤとを備えた半導体装置に関する。   The present invention relates to a semiconductor device including a semiconductor element, a resin package for resin-sealing the semiconductor element, and an electrode provided on the semiconductor element and a wire for connecting another electrode.

半導体素子が、他の半導体素子とともに、リードフレームや、配線パターンが形成された基板に搭載され、そしてこの半導体素子が樹脂封止部で封止された半導体装置がある。例えば、特許文献1に記載の半導体装置は、半導体素子に電極として設けられた電極パッドと、他の半導体素子に設けられた電極パッドとをワイヤで接続したものである。   There is a semiconductor device in which a semiconductor element is mounted together with other semiconductor elements on a substrate on which a lead frame or a wiring pattern is formed, and the semiconductor element is sealed with a resin sealing portion. For example, the semiconductor device described in Patent Document 1 is a device in which an electrode pad provided as an electrode on a semiconductor element and an electrode pad provided on another semiconductor element are connected by a wire.

このような半導体素子と、他の半導体素子とをワイヤで導通接続した従来の半導体装置を図9に基づいて説明する。図9は、従来の半導体装置を説明する図であり、半導体素子に設けられた電極パッドと、他の半導体素子に設けられた電極パッドとを接続した状態を示す図である。   A conventional semiconductor device in which such a semiconductor element and another semiconductor element are conductively connected with a wire will be described with reference to FIG. FIG. 9 is a diagram for explaining a conventional semiconductor device, and shows a state in which an electrode pad provided in a semiconductor element and an electrode pad provided in another semiconductor element are connected.

図9に示すように、半導体素子20に設けられた電極パッド20aと、他の半導体素子21に設けられた電極パッド21aとはワイヤ22で導通接続されている。ワイヤ22は、半導体素子20側の電極パッド20aにはファーストボンド22aで接続されており、半導体素子21側の電極パッド21aにはセカンドボンド22bが接続されている。セカンドボンド22bは、ワイヤ22を電極パッド21aに配線する際に、ワイヤボンディング装置のキャピラリが電極パッド21aの上面にワイヤ22を押しつけるようにして切断することで形成される。このようにセカンドボンド22bは形成されるので、リフロー工程などで加熱されると、セカンドボンド22bと電極パッド21aが剥離することが稀にある。これは、セカンドボンド22bの周囲の樹脂が水分を含み、この水分がリフロー工程などの加熱で水蒸気化して膨張し、セカンドボンド22bを電極パッド21aから剥離させるからである。   As shown in FIG. 9, the electrode pad 20 a provided in the semiconductor element 20 and the electrode pad 21 a provided in another semiconductor element 21 are conductively connected by a wire 22. The wire 22 is connected to the electrode pad 20a on the semiconductor element 20 side by a first bond 22a, and the second bond 22b is connected to the electrode pad 21a on the semiconductor element 21 side. The second bond 22b is formed by cutting the capillary of the wire bonding apparatus so as to press the wire 22 against the upper surface of the electrode pad 21a when wiring the wire 22 to the electrode pad 21a. Since the second bond 22b is formed in this manner, the second bond 22b and the electrode pad 21a rarely peel off when heated in a reflow process or the like. This is because the resin around the second bond 22b contains moisture, and this moisture is steamed and expanded by heating such as a reflow process, thereby peeling the second bond 22b from the electrode pad 21a.

そこで、ワイヤの接続信頼性を向上させるために、図10に示すように、セカンドボンド22bが設けられた位置にセキュリティボンド23を設けた従来の半導体装置がある。   Therefore, in order to improve the connection reliability of wires, there is a conventional semiconductor device in which a security bond 23 is provided at a position where a second bond 22b is provided, as shown in FIG.

セカンドボンド22bの位置にセキュリティボンド23を設けることで、加熱されたときに樹脂に含まれる水分が水蒸気化しても、セカンドボンド22bの上からセキュリティボンド23がセカンドボンド22bを電極パッド21aに挟み込むように固定しているので、接続がより強固なものとなる。
特開2000−183391号公報
By providing the security bond 23 at the position of the second bond 22b, the security bond 23 sandwiches the second bond 22b between the second bond 22b and the electrode pad 21a even if the moisture contained in the resin is steamed when heated. Since the connection is fixed, the connection becomes stronger.
JP 2000-183391 A

セキュリティボンド23は、セカンドボンド22bの接続をより確実なものとして機能しているが、セキュリティボンド23がセカンドボンド22bの位置に対して、極まれに少しずれることがある。セキュリティボンド23が、ワイヤ22から遠ざかる方向ではそう問題とならない。しかし、セキュリティボンド23が、セカンドボンド22bの上に乗り上げ、ワイヤ22が電極パッド21aから離れる部分までに到達すると、ワイヤ22を傷つけることがある。そうなるとリフロー工程などでの加熱により、今度はワイヤ22が断線するという問題が極まれではあるが発生する。   The security bond 23 functions as a more reliable connection of the second bond 22b. However, the security bond 23 may slightly deviate slightly from the position of the second bond 22b. The security bond 23 is not so problematic in the direction away from the wire 22. However, when the security bond 23 rides on the second bond 22b and reaches the portion where the wire 22 is away from the electrode pad 21a, the wire 22 may be damaged. If so, the problem that the wire 22 is disconnected this time due to heating in the reflow process or the like is rarely generated.

半導体装置は、益々小型化が進み、ワイヤの線幅も非常に細くなっている。従って、少しのずれもワイヤの切断となる可能性があるので、更なる接続信頼性の高い半導体装置が望まれている。   Semiconductor devices are becoming more and more miniaturized, and the line width of wires is becoming very narrow. Therefore, even a slight deviation may cause the wire to be cut, and thus a semiconductor device with higher connection reliability is desired.

そこで本発明においては、加熱に対して接続信頼性の高い半導体装置を提供することを目的とする。   Therefore, an object of the present invention is to provide a semiconductor device with high connection reliability against heating.

本発明の半導体装置は、半導体素子と、前記半導体素子を樹脂封止する樹脂パッケージと、前記半導体素子に設けられた電極および他の電極を接続するワイヤとを備えた半導体装置において、前記ワイヤは、前記半導体素子の電極と前記他の電極との間に、複数本配線されていることを特徴とする。   The semiconductor device of the present invention is a semiconductor device comprising a semiconductor element, a resin package for resin-sealing the semiconductor element, and a wire for connecting an electrode provided on the semiconductor element and another electrode. A plurality of wirings are provided between the electrode of the semiconductor element and the other electrode.

本発明の半導体装置によれば、ワイヤが、半導体素子の電極と他の電極との間の接続に、複数本配線されているので、1本のワイヤが未接続状態となっても、残りのワイヤで導通が確保できるので、接続信頼性の高い半導体装置とすることができる。   According to the semiconductor device of the present invention, since a plurality of wires are wired for connection between the electrode of the semiconductor element and the other electrode, even if one wire is not connected, the remaining wire is not connected. Since conduction can be ensured with a wire, a semiconductor device with high connection reliability can be obtained.

本願の第1の発明は、半導体素子と、半導体素子を樹脂封止する樹脂パッケージと、半導体素子に設けられた電極および他の電極を接続するワイヤとを備えた半導体装置において、ワイヤは、半導体素子の電極と他の電極との間に、複数本配線されていることを特徴としたものである。   A first invention of the present application is a semiconductor device including a semiconductor element, a resin package for resin-sealing the semiconductor element, and an electrode provided on the semiconductor element and a wire for connecting another electrode. A plurality of wirings are provided between the electrode of the element and another electrode.

ワイヤが、半導体素子の電極と他の電極との間の接続に、複数本配線されているので、樹脂が加熱され樹脂が含んだ水分が水蒸気化して、1本のワイヤを切断したり、または電極から剥離させて未接続状態としたりしても、残りのワイヤで導通が確保できるので、接続信頼性の高い半導体装置とすることができる。   Since a plurality of wires are wired for connection between the electrode of the semiconductor element and another electrode, the resin is heated and the moisture contained in the resin is vaporized, or one wire is cut, or Even if it is peeled off from the electrode to be in an unconnected state, the remaining wires can ensure conduction, so that a semiconductor device with high connection reliability can be obtained.

本願の第2の発明は、ワイヤは、半導体素子の電極と他の電極との間に2本配線され、第1のワイヤは、ファーストボンドが一方の電極に接続され、かつセカンドボンドが他方の電極に接続され、第2のワイヤは、第1のワイヤのセカンドボンドとした位置にセキュリティボンドとしたファーストボンドが接続され、かつ一方の電極の第1のワイヤのファーストボンドが接続された位置とは異なる位置にセカンドボンドが接続されていることを特徴としたものである。   In the second invention of the present application, two wires are wired between the electrode of the semiconductor element and the other electrode, and the first wire has the first bond connected to one electrode and the second bond connected to the other electrode. The second wire is connected to the electrode, and a position where the first bond of the first wire of one electrode is connected to the position where the second wire of the first wire is the second bond is connected Are characterized in that second bonds are connected to different positions.

第2のワイヤは、第1のワイヤのセカンドボンドとした位置に、セキュリティボンドとしたファーストボンドを接続しているので、第1のワイヤのセカンドボンドを確実に接続しつつ、第2のワイヤの配線を開始することができ、配線作業を効率的に行うことができる。   Since the second wire is connected to the first bond as the security bond at the position of the second wire as the second bond, the second wire is securely connected to the second wire while the second wire is securely connected. Wiring can be started and wiring work can be performed efficiently.

本願の第3の発明は、第2のワイヤのセカンドボンドにセキュリティボンドが設けられていることを特徴としたものである。   The third invention of the present application is characterized in that a security bond is provided in the second bond of the second wire.

第2のワイヤのセカンドボンドにセキュリティボンドを設けることで、セカンドボンドが電極から剥離することが防止できるので、更に接続信頼性の向上を図ることができる。   By providing a security bond to the second bond of the second wire, it is possible to prevent the second bond from being peeled off from the electrode, so that the connection reliability can be further improved.

本願の第4の発明は、ワイヤは、半導体素子の電極と他の電極との間に2本配線され、第1のワイヤは、一方の電極にファーストボンドが接続され、かつ他方の電極にセカンドボンドが接続され、第2のワイヤは、他方の電極の第1のワイヤのセカンドボンドが接続された位置とは異なる位置にファーストボンドが接続され、かつ一方の電極の第1のワイヤのファーストボンドが接続された位置とは異なる位置にセカンドボンドが接続されていることを特徴としたものである。   In the fourth invention of the present application, two wires are wired between the electrode of the semiconductor element and the other electrode, the first wire has a first bond connected to one electrode, and a second to the other electrode. A bond is connected, the second wire has a first bond connected to a position different from the position where the second wire of the first electrode of the other electrode is connected, and the first wire of the first wire of one electrode The second bond is connected to a position different from the position where the is connected.

一方の電極に、第1のワイヤのファーストボンドと第2のワイヤのセカンドボンドが接続され、他方の電極に、第1のワイヤのセカンドボンドと第2のワイヤのファーストボンドが接続されているので、どちらか一方のワイヤが切断や、セカンドボンドが電極から剥離しても、他方のワイヤが導通を確保しているので、接続信頼性の高い半導体装置とすることができる。   Because the first bond of the first wire and the second bond of the second wire are connected to one electrode, and the second bond of the first wire and the first bond of the second wire are connected to the other electrode Even if one of the wires is cut or the second bond is peeled off from the electrode, the other wire ensures electrical conduction, so that a semiconductor device with high connection reliability can be obtained.

本願の第5の発明は、ワイヤは、半導体素子の電極と他の電極との間に2本配線され、第1のワイヤは、一方の電極にファーストボンドが接続され、かつ他方の電極にセカンドボンドが接続され、第2のワイヤは、一方の電極の第1のワイヤのファーストボンドが接続された位置とは異なる位置にファーストボンドが接続され、かつ他方の電極の第1のワイヤのセカンドボンドが接続された位置とは異なる位置にセカンドボンドが接続されていることを特徴としたものである。   In the fifth invention of the present application, two wires are wired between the electrode of the semiconductor element and the other electrode, the first wire has a first bond connected to one electrode, and a second to the other electrode. The bond is connected, the second wire has a first bond connected to a position different from the position where the first bond of the first wire of one electrode is connected, and the second bond of the first wire of the other electrode The second bond is connected to a position different from the position where the is connected.

一方の電極に2本のワイヤのそれぞれのファーストボンドが接続され、他方の電極にそれぞれのセカンドボンドが接続されているので、どちらか一方のワイヤが切断したり、セカンドボンドが電極から剥離したりしても、他方のワイヤが導通を確保しているので、接続信頼性の高い半導体装置とすることができる。   Since the first bond of each of the two wires is connected to one electrode and the second bond is connected to the other electrode, either one of the wires is cut or the second bond is peeled off from the electrode. Even so, since the other wire ensures conduction, a semiconductor device with high connection reliability can be obtained.

本願の第6の発明は、第1のワイヤまたは第2のワイヤの少なくとも一方または両方のセカンドボンドにセキュリティボンドが設けられていることを特徴としたものである。   The sixth invention of the present application is characterized in that a security bond is provided in a second bond of at least one or both of the first wire and the second wire.

第1のワイヤおよび第2のワイヤの少なくとも一方または両方のセカンドボンドにセキュリティボンドを設けることで、セカンドボンドが電極から剥離することを防止することができるので、更に接続信頼性の向上を図ることができる。   By providing a security bond to the second bond of at least one or both of the first wire and the second wire, it is possible to prevent the second bond from peeling from the electrode, thereby further improving the connection reliability. Can do.

(実施の形態)
本発明の実施の形態に係る半導体装置を、光半導体装置を例に、図に基づいて説明する。図1および図4は、本発明の実施の形態に係る半導体装置を説明する平面図である。図2,図5および図7は、本発明の実施の形態に係る半導体装置を説明する部分拡大断面図である。図3,図6および図8は、セカンドボンドにセキュリティボンドを設けた状態を示す図である。なお、図1および図4においては、樹脂封止部は省略している。
(Embodiment)
A semiconductor device according to an embodiment of the present invention will be described with reference to the drawings, taking an optical semiconductor device as an example. 1 and 4 are plan views illustrating a semiconductor device according to an embodiment of the present invention. 2, 5 and 7 are partially enlarged cross-sectional views for explaining the semiconductor device according to the embodiment of the present invention. 3, 6 and 8 are views showing a state in which a security bond is provided in the second bond. In FIG. 1 and FIG. 4, the resin sealing portion is omitted.

図1に示すように、光半導体装置1は、第1の発光素子2と、第2の発光素子3と、受光素子4と、制御素子5と、これらの半導体素子6を搭載するとともに、外部との接続に使用される接続端子7aが形成されたリードフレーム7と、半導体素子6とリードフレーム7との間や、半導体素子同士を導通接続するワイヤ8と、これらを封止して保護する樹脂封止部(図示せず)とから構成される。   As shown in FIG. 1, an optical semiconductor device 1 includes a first light emitting element 2, a second light emitting element 3, a light receiving element 4, a control element 5, and these semiconductor elements 6, and an external device. The lead frame 7 in which the connection terminal 7a used for the connection is formed, the wire 8 between the semiconductor element 6 and the lead frame 7, and the semiconductor element are electrically connected to each other, and these are sealed and protected. It is comprised from the resin sealing part (not shown).

この光半導体装置1は、家電用の遠隔操作装置(以下、リモコンと称す。)が使用する波長と、パーソナルコンピュータやその周辺機器などの通信に用いる波長を送受信することができる。   The optical semiconductor device 1 can transmit and receive a wavelength used by a remote control device for home appliances (hereinafter referred to as a remote controller) and a wavelength used for communication of a personal computer and its peripheral devices.

第1の発光素子2は、家電用リモコンの赤外線LED(Light Emitting Diode)であり、波長が940nmを中心波長とする赤外線を発光する。第2の発光素子3は、IrDAの規格により赤外線通信をする赤外線LEDであり、850nm〜900nmを中心波長とする赤外線を発光する。受光素子4は、相手機器から送信された赤外線を受光して電気信号へ変換する機能を有する。制御素子5は、受光素子4からのアナログ信号をデジタル信号に変換する機能を有している。   The first light emitting element 2 is an infrared LED (Light Emitting Diode) of a home appliance remote controller, and emits infrared light having a wavelength of 940 nm as a center wavelength. The second light emitting element 3 is an infrared LED that performs infrared communication according to the IrDA standard, and emits infrared light having a center wavelength of 850 nm to 900 nm. The light receiving element 4 has a function of receiving infrared rays transmitted from the counterpart device and converting them into electrical signals. The control element 5 has a function of converting an analog signal from the light receiving element 4 into a digital signal.

第1の発光素子2、第2の発光素子3、受光素子4および制御素子5の半導体素子6
は、銀ペーストなどの接着剤を介在させてリードフレーム7に搭載されている。
Semiconductor element 6 of first light emitting element 2, second light emitting element 3, light receiving element 4 and control element 5
Are mounted on the lead frame 7 with an adhesive such as silver paste interposed therebetween.

第1の発光素子2、第2の発光素子3は、底面を電極としてリードフレーム7と導通接続している。また、半導体素子6の上面に電極パッド10がそれぞれ設けられている。   The first light emitting element 2 and the second light emitting element 3 are electrically connected to the lead frame 7 with the bottom surface as an electrode. Electrode pads 10 are provided on the upper surface of the semiconductor element 6.

リードフレーム7は、金属合金をメッキ処理したものであり、また、半導体素子に設けられた電極パッド10と接続するための電極7bが設けられている。リードフレーム7の電極7bは、ワイヤ8を配線する際に接続するために確保された領域である。   The lead frame 7 is obtained by plating a metal alloy, and is provided with an electrode 7b for connecting to an electrode pad 10 provided in the semiconductor element. The electrode 7b of the lead frame 7 is an area secured for connection when the wire 8 is wired.

ワイヤ8は、金で形成されており、線幅は25μm程度である。ワイヤ8は、半導体素子6に設けられた電極パッド10同士、または電極パッド10とリードフレーム7の電極7bを導通接続するものである。電極パッド10とリードフレーム7の電極7bとを接続する場合には、半導体素子6の電極パッド10の方はファーストボンドで接続され、リードフレーム7の電極7bの方はセカンドボンドで接続されている。また、電極パッド10同士を接続する場合には、どちらの電極パッド10をファーストボンドとするかは、ワイヤボンディングの作業性を勘案して適宜決められる。   The wire 8 is made of gold and has a line width of about 25 μm. The wire 8 is used to electrically connect the electrode pads 10 provided on the semiconductor element 6 or the electrode pad 10 and the electrode 7 b of the lead frame 7. When the electrode pad 10 and the electrode 7b of the lead frame 7 are connected, the electrode pad 10 of the semiconductor element 6 is connected by a first bond, and the electrode 7b of the lead frame 7 is connected by a second bond. . Further, when the electrode pads 10 are connected to each other, which electrode pad 10 is used as the first bond is appropriately determined in consideration of workability of wire bonding.

受光素子4の電極パッド10と、制御素子5の電極パッド10とは、2本のワイヤ8で接続されている。   The electrode pad 10 of the light receiving element 4 and the electrode pad 10 of the control element 5 are connected by two wires 8.

樹脂封止部は、図示しないが、第1の発光素子2と、第2の発光素子3との光出射面上および受光素子4の受光面上に、半円球状のレンズ部が設けられており、樹脂で形成されている。第1の発光素子2と、第2の発光素子3とは赤外線を発光する素子なので、樹脂封止部を形成する樹脂は、赤外線透過性の樹脂である。   Although the resin sealing portion is not shown, a semispherical lens portion is provided on the light emitting surface of the first light emitting element 2 and the second light emitting element 3 and on the light receiving surface of the light receiving element 4. And formed of resin. Since the first light emitting element 2 and the second light emitting element 3 are elements that emit infrared rays, the resin forming the resin sealing portion is an infrared transmitting resin.

ここで、受光素子4の電極パッド10と、制御素子5の電極パッド10とを接続する2本のワイヤ8について図2に基づいて詳細に説明する。   Here, the two wires 8 connecting the electrode pad 10 of the light receiving element 4 and the electrode pad 10 of the control element 5 will be described in detail with reference to FIG.

受光素子4の電極パッド10と、制御素子5の電極パッド10とを接続する2本のワイヤ8は、まず受光素子4から制御素子5へ配線される第1のワイヤ11と、制御素子5から受光素子4へ配線される第2のワイヤ12からなる。   The two wires 8 connecting the electrode pad 10 of the light receiving element 4 and the electrode pad 10 of the control element 5 are the first wire 11 wired from the light receiving element 4 to the control element 5 and the control element 5. It consists of a second wire 12 wired to the light receiving element 4.

第1のワイヤ11は、受光素子4の電極パッド10にファーストボンド11aが接続し、制御素子5の電極パッド10にセカンドボンド11bが接続している。   In the first wire 11, the first bond 11 a is connected to the electrode pad 10 of the light receiving element 4, and the second bond 11 b is connected to the electrode pad 10 of the control element 5.

第2のワイヤ12は、第1のワイヤ11のセカンドボンド11bとした位置に、セキュリティボンドとしたファーストボンド12aが接続し、受光素子4の電極パッド10にセカンドボンド12bが接続している。   In the second wire 12, a first bond 12 a as a security bond is connected to the position of the first wire 11 as a second bond 11 b, and a second bond 12 b is connected to the electrode pad 10 of the light receiving element 4.

このように、電極パッド10間を2本のワイヤ8で接続しているので、樹脂が加熱され樹脂が含んだ水分が水蒸気化して、1本のワイヤ8を切断したり、または電極から剥離させて未接続状態としたりしても、残りの1本のワイヤ8で導通が確保できるので、接続信頼性の高い半導体装置1とすることができる。また、第2のワイヤ12は、第1のワイヤ11のセカンドボンド11bとした位置に、セキュリティボンドとしたファーストボンド12aを接続しているので、第1のワイヤ11のセカンドボンド11bを確実に接続しつつ、第2のワイヤ12の配線を開始することができ、配線作業を効率的に行うことができる。   As described above, since the electrode pads 10 are connected by the two wires 8, the resin is heated and the moisture contained in the resin is vaporized, so that one wire 8 is cut or peeled off from the electrode. Even if it is in an unconnected state, since the continuity can be secured with the remaining one wire 8, the semiconductor device 1 with high connection reliability can be obtained. In addition, since the second wire 12 is connected to the first bond 12a as the security bond at the position where the second bond 11b of the first wire 11 is connected, the second bond 11b of the first wire 11 is securely connected. However, the wiring of the second wire 12 can be started, and the wiring work can be performed efficiently.

本実施の形態では、受光素子4から制御素子5へ配線されるワイヤを第1のワイヤ11とし、制御素子5から受光素子4へ配線されるワイヤを第2のワイヤ12としたが、制御素子5から受光素子4へ、そして制御素子5と配線するようにしてもよい。   In the present embodiment, the wire wired from the light receiving element 4 to the control element 5 is the first wire 11, and the wire wired from the control element 5 to the light receiving element 4 is the second wire 12. 5 may be wired to the light receiving element 4 and to the control element 5.

また、図3に示すように、第2のワイヤ12のセカンドボンド12bにセキュリティボンド12cを設けることもできる。第2のワイヤ12のセカンドボンド12bにセキュリティボンド12cを設けることで、セカンドボンド12bが受光素子4の電極パッド10から剥離することが防止できるので、更に接続信頼性の向上を図ることができる。   In addition, as shown in FIG. 3, a security bond 12 c can be provided on the second bond 12 b of the second wire 12. By providing the security bond 12 c on the second bond 12 b of the second wire 12, it is possible to prevent the second bond 12 b from peeling from the electrode pad 10 of the light receiving element 4, so that the connection reliability can be further improved.

この第1のワイヤと、第2のワイヤとは、図4に示すようにセキュリティボンドを省略するように、別々に配線してもよい。第1のワイヤと第2のワイヤを別々に配線した実施例を図5および図6に基づいて詳細に説明する。   The first wire and the second wire may be separately wired so as to omit the security bond as shown in FIG. An embodiment in which the first wire and the second wire are separately wired will be described in detail with reference to FIGS.

図5に示すように、受光素子4の電極パッド10と、制御素子5の電極パッド10とを接続する2本のワイヤ8は、まず受光素子4から制御素子5へ配線される第1のワイヤ13と、制御素子5から受光素子4へ配線される第2のワイヤ14からなる。   As shown in FIG. 5, the two wires 8 that connect the electrode pad 10 of the light receiving element 4 and the electrode pad 10 of the control element 5 are first wires wired from the light receiving element 4 to the control element 5 first. 13 and a second wire 14 wired from the control element 5 to the light receiving element 4.

第1のワイヤ13は、受光素子4の電極10にファーストボンド13aが接続され、かつ制御素子5の電極パッド10にセカンドボンド13bが接続されている。   In the first wire 13, the first bond 13 a is connected to the electrode 10 of the light receiving element 4, and the second bond 13 b is connected to the electrode pad 10 of the control element 5.

第2のワイヤ14は、制御素子5の電極パッド10の第1のワイヤ13のセカンドボンド13bが接続された位置とは異なる位置に、ファーストボンド14aが接続されている。また第2のワイヤ14は、受光素子4の電極パッド10の第1のワイヤ13のファーストボンド13aが接続された位置とは異なる位置に、セカンドボンド14bが接続されている。   The second wire 14 is connected to the first bond 14a at a position different from the position where the second bond 13b of the first wire 13 of the electrode pad 10 of the control element 5 is connected. The second wire 14 is connected to a second bond 14b at a position different from the position where the first bond 13a of the first wire 13 of the electrode pad 10 of the light receiving element 4 is connected.

このように、受光素子4の電極パッド10に、第1のワイヤ13のファーストボンド13aと第2のワイヤ14のセカンドボンド14bが接続され、制御素子5の電極パッド10に、第1のワイヤ13のセカンドボンド13bと第2のワイヤ14のファーストボンド14aが接続されているので、どちらか一方のワイヤが切断や、セカンドボンドが電極から剥離しても、他方のワイヤが導通を確保しているので、接続信頼性の高い光半導体装置とすることができる。   As described above, the first bond 13 a of the first wire 13 and the second bond 14 b of the second wire 14 are connected to the electrode pad 10 of the light receiving element 4, and the first wire 13 is connected to the electrode pad 10 of the control element 5. Since the second bond 13b and the first bond 14a of the second wire 14 are connected, even if one of the wires is cut or the second bond is peeled off from the electrode, the other wire is kept conductive. Therefore, an optical semiconductor device with high connection reliability can be obtained.

また、図6に示すように、第1のワイヤ13および第2のワイヤ14のセカンドボンド13b,14bにセキュリティボンド13c,14cを設けることもできる。第1のワイヤ13および第2のワイヤ14のセカンドボンド13b,14bにセキュリティボンド13c,14cを設けることで、セカンドボンドが電極から剥離することが防止できるので、更に接続信頼性の向上を図ることができる。本実施の形態では、第1のワイヤ13および第2のワイヤ14の両方にセキュリティボンドを設けたが、どちらか一方だけでも信頼性を向上させることができる。   In addition, as shown in FIG. 6, security bonds 13 c and 14 c can be provided on the second bonds 13 b and 14 b of the first wire 13 and the second wire 14. By providing the security bonds 13c and 14c on the second bonds 13b and 14b of the first wire 13 and the second wire 14, it is possible to prevent the second bond from being peeled off from the electrode, thereby further improving the connection reliability. Can do. In this embodiment, the security bond is provided on both the first wire 13 and the second wire 14, but the reliability can be improved by using only one of them.

また、図7に示すように、受光素子4の電極パッド10と、制御素子5の電極パッド10とを接続する2本のワイヤ8は、まず受光素子4から制御素子5へ配線される第1のワイヤ15と、同様に受光素子4から制御素子5へ配線される第2のワイヤ16からなる。   Further, as shown in FIG. 7, the two wires 8 connecting the electrode pad 10 of the light receiving element 4 and the electrode pad 10 of the control element 5 are first wired from the light receiving element 4 to the control element 5. And a second wire 16 similarly wired from the light receiving element 4 to the control element 5.

第1のワイヤ15は、受光素子4の電極10にファーストボンド15aが接続され、かつ制御素子5の電極パッド10にセカンドボンド15bが接続されている。   In the first wire 15, the first bond 15 a is connected to the electrode 10 of the light receiving element 4, and the second bond 15 b is connected to the electrode pad 10 of the control element 5.

第2のワイヤ16は、受光素子4の電極パッド10の第1のワイヤ15のファーストボンド15aが接続された位置とは異なる位置に、ファーストボンド16aが接続され、かつ制御素子5の電極パッド10の第1のワイヤ15のセカンドボンド15bが接続された位置とは異なる位置に、セカンドボンド16bが接続されている。   The first wire 16 is connected to the second wire 16 at a position different from the position where the first bond 15 a of the first wire 15 of the electrode pad 10 of the light receiving element 4 is connected, and the electrode pad 10 of the control element 5 is connected. The second bond 16b is connected to a position different from the position where the second bond 15b of the first wire 15 is connected.

受光素子4の電極パッド10に2本のワイヤ8のそれぞれのファーストボンド15a,16aが接続され、制御素子5の電極パッド10にそれぞれのセカンドボンド15b,16bが接続されているので、どちらか一方のワイヤ8が切断したり、セカンドボンド15b,16bが電極から剥離したりしても、他方のワイヤ8が導通を確保しているので、接続信頼性の高い光半導体装置とすることができる。   Since the first bonds 15 a and 16 a of the two wires 8 are connected to the electrode pad 10 of the light receiving element 4 and the second bonds 15 b and 16 b are connected to the electrode pad 10 of the control element 5, either one of them. Even if the wire 8 is cut or the second bonds 15b and 16b are peeled off from the electrodes, the other wire 8 ensures conduction, so that an optical semiconductor device with high connection reliability can be obtained.

また、図8に示すように、第1のワイヤ15および第2のワイヤ16のセカンドボンド15b,16bにセキュリティボンド15c,16cを設けることもできる。第1のワイヤ15および第2のワイヤ16のセカンドボンド15b,16bにセキュリティボンド15c,16cを設けることで、セカンドボンドが電極から剥離することが防止できるので、更に接続信頼性の向上を図ることができる。本実施の形態では、第1のワイヤ15および第2のワイヤ16の両方にセキュリティボンドを設けたが、どちらか一方だけでも信頼性を向上させることができる。   In addition, as shown in FIG. 8, security bonds 15c and 16c can be provided on the second bonds 15b and 16b of the first wire 15 and the second wire 16, respectively. By providing the security bonds 15c and 16c to the second bonds 15b and 16b of the first wire 15 and the second wire 16, it is possible to prevent the second bond from being peeled off from the electrode, thereby further improving the connection reliability. Can do. In the present embodiment, the security bond is provided on both the first wire 15 and the second wire 16, but the reliability can be improved by using only one of them.

以上、本発明の実施の形態について説明してきたが、本発明は前記実施の形態に限定されるものではなく、例えば、半導体素子の電極パッドと、リードフレームの電極とを2本のワイヤで接続することも可能である。またワイヤは2本だけでなく、3本以上とすることも半導体素子の電極パッドの面積を広く確保することで可能となる。また、リードフレームに半導体素子を搭載した半導体装置だけでなく、配線パターンを形成した基板に半導体素子を搭載した半導体装置にも適用できる。   Although the embodiments of the present invention have been described above, the present invention is not limited to the above-described embodiments. For example, an electrode pad of a semiconductor element and an electrode of a lead frame are connected by two wires. It is also possible to do. Further, not only two wires but also three or more wires can be obtained by securing a large area of the electrode pads of the semiconductor element. Further, the present invention can be applied not only to a semiconductor device having a semiconductor element mounted on a lead frame, but also to a semiconductor device having a semiconductor element mounted on a substrate on which a wiring pattern is formed.

本発明は、加熱に対して接続信頼性を向上させることができるので、半導体素子と、半導体素子を樹脂封止する樹脂パッケージと、半導体素子に設けられた電極および他の電極を接続するワイヤとを備えた半導体装置に好適である。   Since the present invention can improve connection reliability against heating, a semiconductor element, a resin package for resin-sealing the semiconductor element, an electrode provided on the semiconductor element, and a wire for connecting another electrode, It is suitable for a semiconductor device provided with

本発明の実施の形態に係る半導体装置を説明する図10A and 10B illustrate a semiconductor device according to an embodiment of the present invention. 本発明の実施の形態に係る半導体装置を説明する部分拡大断面図Partial expanded sectional view explaining the semiconductor device which concerns on embodiment of this invention セカンドボンドにセキュリティボンドを設けた状態を示す図The figure which shows the state which provided the security bond in the second bond 本発明の実施の形態に係る半導体装置を説明する図10A and 10B illustrate a semiconductor device according to an embodiment of the present invention. 本発明の実施の形態に係る半導体装置を説明する部分拡大断面図Partial expanded sectional view explaining the semiconductor device which concerns on embodiment of this invention セカンドボンドにセキュリティボンドを設けた状態を示す図The figure which shows the state which provided the security bond in the second bond 本発明の実施の形態に係る半導体装置を説明する部分拡大断面図Partial expanded sectional view explaining the semiconductor device which concerns on embodiment of this invention セカンドボンドにセキュリティボンドを設けた状態を示す図The figure which shows the state which provided the security bond in the second bond 従来の半導体装置を説明する図FIG. 6 illustrates a conventional semiconductor device 従来の半導体装置を説明する図FIG. 6 illustrates a conventional semiconductor device

符号の説明Explanation of symbols

1 光半導体装置
2 第1の発光素子
3 第2の発光素子
4 受光素子
5 制御素子
6 半導体素子
7 リードフレーム
7a 接続端子
7b 電極
8 ワイヤ
10 電極パッド
11,13,15 第1のワイヤ
11a,13a,15a ファーストボンド
11b,13b,15b セカンドボンド
12,14,16 第2のワイヤ
12a,14a,16a ファーストボンド
12b,14b,16b セカンドボンド
12c,14c,16c セキュリティボンド
DESCRIPTION OF SYMBOLS 1 Optical semiconductor device 2 1st light emitting element 3 2nd light emitting element 4 Light receiving element 5 Control element 6 Semiconductor element 7 Lead frame 7a Connection terminal 7b Electrode 8 Wire 10 Electrode pad 11,13,15 1st wire 11a, 13a , 15a First bond 11b, 13b, 15b Second bond 12, 14, 16 Second wire 12a, 14a, 16a First bond 12b, 14b, 16b Second bond 12c, 14c, 16c Security bond

Claims (6)

半導体素子と、前記半導体素子を樹脂封止する樹脂パッケージと、前記半導体素子に設けられた電極および他の電極を接続するワイヤとを備えた半導体装置において、
前記ワイヤは、接続される1対の前記半導体素子の電極と前記他の電極との間に、複数本配線されていることを特徴とする半導体装置。
In a semiconductor device comprising a semiconductor element, a resin package for resin-sealing the semiconductor element, and an electrode provided on the semiconductor element and a wire for connecting another electrode,
A plurality of wires are wired between the pair of electrodes of the semiconductor element to be connected and the other electrode.
前記ワイヤは、前記半導体素子の電極と前記他の電極との間に2本配線され、
第1のワイヤは、ファーストボンドが一方の電極に接続され、かつセカンドボンドが他方の電極に接続され、
第2のワイヤは、前記第1のワイヤのセカンドボンドとした位置にセキュリティボンドとしたファーストボンドが接続され、かつ一方の電極の前記第1のワイヤのファーストボンドが接続された位置とは異なる位置にセカンドボンドが接続されていることを特徴とする請求項1記載の半導体装置。
Two wires are wired between the electrode of the semiconductor element and the other electrode,
The first wire has a first bond connected to one electrode and a second bond connected to the other electrode;
The second wire has a position different from the position where the first bond of the first wire of one electrode is connected to the position of the first wire as the second bond of the first wire. 2. The semiconductor device according to claim 1, wherein a second bond is connected to the semiconductor device.
前記第2のワイヤのセカンドボンドにセキュリティボンドが設けられていることを特徴とする請求項2記載の半導体装置。 The semiconductor device according to claim 2, wherein a security bond is provided in a second bond of the second wire. 前記ワイヤは、前記半導体素子の電極と前記他の電極との間に2本配線され、
第1のワイヤは、一方の電極にファーストボンドが接続され、かつ他方の電極にセカンドボンドが接続され、
第2のワイヤは、前記他方の電極の前記第1のワイヤのセカンドボンドが接続された位置とは異なる位置にファーストボンドが接続され、かつ前記一方の電極の前記第1のワイヤのファーストボンドが接続された位置とは異なる位置にセカンドボンドが接続されていることを特徴とする請求項1記載の半導体装置。
Two wires are wired between the electrode of the semiconductor element and the other electrode,
The first wire has a first bond connected to one electrode and a second bond connected to the other electrode;
The second wire has a first bond connected to a position different from a position where the second bond of the first wire of the other electrode is connected, and a first bond of the first wire of the one electrode is 2. The semiconductor device according to claim 1, wherein a second bond is connected to a position different from the connected position.
前記ワイヤは、前記半導体素子の電極と前記他の電極との間に2本配線され、
第1のワイヤは、一方の電極にファーストボンドが接続され、かつ他方の電極にセカンドボンドが接続され、
第2のワイヤは、前記一方の電極の前記第1のワイヤのファーストボンドが接続された位置とは異なる位置にファーストボンドが接続され、かつ前記他方の電極の前記第1のワイヤのセカンドボンドが接続された位置とは異なる位置にセカンドボンドが接続されていることを特徴とする請求項1記載の半導体装置。
Two wires are wired between the electrode of the semiconductor element and the other electrode,
The first wire has a first bond connected to one electrode and a second bond connected to the other electrode;
The second wire has a first bond connected to a position different from a position where the first bond of the first wire of the one electrode is connected, and a second bond of the first wire of the other electrode is 2. The semiconductor device according to claim 1, wherein a second bond is connected to a position different from the connected position.
前記第1のワイヤまたは第2のワイヤの少なくとも一方または両方のセカンドボンドにセキュリティボンドが設けられていることを特徴とする請求項4または5記載の半導体装置。 6. The semiconductor device according to claim 4, wherein a security bond is provided in a second bond of at least one or both of the first wire and the second wire.
JP2005072560A 2005-03-15 2005-03-15 Semiconductor device Pending JP2006261173A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005072560A JP2006261173A (en) 2005-03-15 2005-03-15 Semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005072560A JP2006261173A (en) 2005-03-15 2005-03-15 Semiconductor device

Publications (1)

Publication Number Publication Date
JP2006261173A true JP2006261173A (en) 2006-09-28

Family

ID=37100125

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005072560A Pending JP2006261173A (en) 2005-03-15 2005-03-15 Semiconductor device

Country Status (1)

Country Link
JP (1) JP2006261173A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8008785B2 (en) 2009-12-22 2011-08-30 Tessera Research Llc Microelectronic assembly with joined bond elements having lowered inductance
US20220278060A1 (en) * 2020-12-07 2022-09-01 Infineon Technologies Ag Molded semiconductor package with high voltage isolation

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8008785B2 (en) 2009-12-22 2011-08-30 Tessera Research Llc Microelectronic assembly with joined bond elements having lowered inductance
US8410618B2 (en) 2009-12-22 2013-04-02 Tessera, Inc. Microelectronic assembly with joined bond elements having lowered inductance
US8816514B2 (en) 2009-12-22 2014-08-26 Tessera, Inc. Microelectronic assembly with joined bond elements having lowered inductance
US20220278060A1 (en) * 2020-12-07 2022-09-01 Infineon Technologies Ag Molded semiconductor package with high voltage isolation
US11817407B2 (en) * 2020-12-07 2023-11-14 Infineon Technologies Ag Molded semiconductor package with high voltage isolation

Similar Documents

Publication Publication Date Title
JP4697077B2 (en) Optical module
TWI269462B (en) Multi-chip build-up package of an optoelectronic chip and method for fabricating the same
WO2013084553A1 (en) Imaging module and imaging unit
JP4005994B2 (en) Connector and image sensor module using the same
JP5041593B2 (en) Manufacturing method of chip type semiconductor device
JP5214121B2 (en) Light emitting device
JP2006261173A (en) Semiconductor device
JP2008010636A (en) Light receiving module
TWI625829B (en) Electrical connection structure between front and back of chip and manufacturing method thereof
JP2015029037A (en) Optical coupling semiconductor device
JP2008288327A (en) Semiconductor device, and manufacturing method thereof
CN100505339C (en) LED chip package and packaging method thereof
JP2005353802A (en) Light emitting diode
JP2000012773A (en) Semiconductor device and its manufacture
JP5912471B2 (en) Semiconductor device
JP2011077164A (en) Semiconductor light-emitting device
JP2010027689A (en) Optical semiconductor device
JP2006245359A (en) Photoelectric conversion device, and manufacturing method thereof
US20040263667A1 (en) Solid-state imaging apparatus and method for making the same
JP2005244116A (en) Manufacturing method for semiconductor device
JP4791104B2 (en) Semiconductor chip and method for manufacturing semiconductor chip
JP2004343638A (en) Optical device and its manufacturing method, optical module, and electronic equipment
JP4409074B2 (en) Semiconductor device
JP6184106B2 (en) Hollow package for solid-state imaging device, solid-state imaging device, and solid-state imaging device
JP2006303086A (en) Semiconductor device