JP2006244460A5 - - Google Patents

Download PDF

Info

Publication number
JP2006244460A5
JP2006244460A5 JP2005366569A JP2005366569A JP2006244460A5 JP 2006244460 A5 JP2006244460 A5 JP 2006244460A5 JP 2005366569 A JP2005366569 A JP 2005366569A JP 2005366569 A JP2005366569 A JP 2005366569A JP 2006244460 A5 JP2006244460 A5 JP 2006244460A5
Authority
JP
Japan
Prior art keywords
data
processor
data storage
cache memory
storage means
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005366569A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006244460A (ja
JP4904802B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2005366569A priority Critical patent/JP4904802B2/ja
Priority claimed from JP2005366569A external-priority patent/JP4904802B2/ja
Publication of JP2006244460A publication Critical patent/JP2006244460A/ja
Publication of JP2006244460A5 publication Critical patent/JP2006244460A5/ja
Application granted granted Critical
Publication of JP4904802B2 publication Critical patent/JP4904802B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2005366569A 2005-02-01 2005-12-20 キャッシュメモリ及びプロセッサ Expired - Fee Related JP4904802B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005366569A JP4904802B2 (ja) 2005-02-01 2005-12-20 キャッシュメモリ及びプロセッサ

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
JP2005024976 2005-02-01
JP2005024976 2005-02-01
JP2005366569A JP4904802B2 (ja) 2005-02-01 2005-12-20 キャッシュメモリ及びプロセッサ

Publications (3)

Publication Number Publication Date
JP2006244460A JP2006244460A (ja) 2006-09-14
JP2006244460A5 true JP2006244460A5 (https=) 2009-01-15
JP4904802B2 JP4904802B2 (ja) 2012-03-28

Family

ID=37050782

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005366569A Expired - Fee Related JP4904802B2 (ja) 2005-02-01 2005-12-20 キャッシュメモリ及びプロセッサ

Country Status (1)

Country Link
JP (1) JP4904802B2 (https=)

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TW201015321A (en) * 2008-09-25 2010-04-16 Panasonic Corp Buffer memory device, memory system and data trnsfer method
JP5417879B2 (ja) 2009-02-17 2014-02-19 富士通セミコンダクター株式会社 キャッシュ装置
DE112011104329T5 (de) 2010-12-09 2013-09-26 International Business Machines Corporation Mehrkernsystem und Verfahren zum Lesen der Kerndaten
WO2019043710A1 (en) * 2017-08-31 2019-03-07 Rail Vision Ltd SYSTEM AND METHOD FOR IMPROVING FLOW IN NUMEROUS CALCULATIONS

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH02224041A (ja) * 1988-11-17 1990-09-06 Nec Ic Microcomput Syst Ltd キャッシュメモリ制御回路
JPH02204834A (ja) * 1989-02-03 1990-08-14 Nec Corp オペランド差換え方式
JP3609656B2 (ja) * 1999-07-30 2005-01-12 株式会社日立製作所 コンピュータシステム
US6901450B1 (en) * 2000-09-22 2005-05-31 Hitachi, Ltd. Multiprocessor machine and cache control method for providing higher priority to shared cache that is accessed by multiprocessors

Similar Documents

Publication Publication Date Title
US10019369B2 (en) Apparatuses and methods for pre-fetching and write-back for a segmented cache memory
US8949544B2 (en) Bypassing a cache when handling memory requests
US10019368B2 (en) Placement policy for memory hierarchies
US9223710B2 (en) Read-write partitioning of cache memory
US8171223B2 (en) Method and system to increase concurrency and control replication in a multi-core cache hierarchy
US7404043B2 (en) Cache memory to support a processor's power mode of operation
US7552288B2 (en) Selectively inclusive cache architecture
US20120030431A1 (en) Predictive sequential prefetching for data caching
US10185619B2 (en) Handling of error prone cache line slots of memory side cache of multi-level system memory
US20110173400A1 (en) Buffer memory device, memory system, and data transfer method
US10261901B2 (en) Method and apparatus for unneeded block prediction in a computing system having a last level cache and a multi-level system memory
JP2011519461A5 (https=)
JP2009524137A5 (https=)
US20140164711A1 (en) Configuring a Cache Management Mechanism Based on Future Accesses in a Cache
JP2005158040A5 (https=)
US10120806B2 (en) Multi-level system memory with near memory scrubbing based on predicted far memory idle time
KR20170130390A (ko) 일관성 유닛을 갖는 멀티-레벨 시스템 메모리를 위한 메모리 제어기
WO2010004497A1 (en) Cache management systems and methods
CN104798032A (zh) 用于缩短缓存的清空时间的设备和方法
JP2001222468A5 (https=)
US20050216610A1 (en) Method to provide cache management commands for a DMA controller
US10970208B2 (en) Memory system and operating method thereof
US8473685B2 (en) Cache memory device, processor, and control method for cache memory device to reduce power unnecessarily consumed by cache memory
WO2008149348A2 (en) Method architecture circuit & system for providing caching
JP2006244460A5 (https=)