JP2006185966A - Electronic device - Google Patents

Electronic device Download PDF

Info

Publication number
JP2006185966A
JP2006185966A JP2004375034A JP2004375034A JP2006185966A JP 2006185966 A JP2006185966 A JP 2006185966A JP 2004375034 A JP2004375034 A JP 2004375034A JP 2004375034 A JP2004375034 A JP 2004375034A JP 2006185966 A JP2006185966 A JP 2006185966A
Authority
JP
Japan
Prior art keywords
metal layer
electronic device
sealing material
input
annular metal
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004375034A
Other languages
Japanese (ja)
Other versions
JP4511337B2 (en
Inventor
Sadakatsu Yoshida
定功 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2004375034A priority Critical patent/JP4511337B2/en
Publication of JP2006185966A publication Critical patent/JP2006185966A/en
Application granted granted Critical
Publication of JP4511337B2 publication Critical patent/JP4511337B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Landscapes

  • Wire Bonding (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a highly reliable electronic device with high accuracy so as not to vary the frequency characteristics of a SAW chip even in the addition of heat load to the device without including environmental pollutants. <P>SOLUTION: In the electronic device, an annular metal layer 7 is formed in an upper surface periphery over all the circumferences, while forming an input-and-output electrode 5 in the upper surface central part of a ceramic substrate 4. An element of input-and-output electrodes 2 formed in the undersurface central part of an electronic circuit element 1 at input-and-output electrodes 5, while carrying out flip chip junction via a jointing material 8. An element annular metal layer 3 formed in the annular metal layer 7 at the undersurface periphery of electronic circuit element 1 is joined over all the circumferences via a sealing material 9. The jointing material 8 and the sealing material 9 are constituted of the solder which makes a tin-silver alloy a main ingredient or makes a tin-silver-copper a main ingredient by containing gold, nickel and cobalt. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

本発明は、セラミック基板上に電子回路素子をフリップチップ接合する電子装置の気密封止に関する。   The present invention relates to hermetic sealing of an electronic device in which an electronic circuit element is flip-chip bonded onto a ceramic substrate.

携帯電話機などの高周波フィルタとして使用される表面弾性波デバイスは、リチウムタンタレート(LiTaO3)あるいはリチウムナイオベート(LiNbO3)などの圧電性単結晶チップ(以下、SAWチップと記す)表面に櫛歯状電極対を形成し、これをパッケージ基板に搭載して、パッケージ基板の入出力電極と前記櫛歯状電極対とを電気的に接続して構成される。   A surface acoustic wave device used as a high frequency filter for a cellular phone or the like is a comb-like electrode on the surface of a piezoelectric single crystal chip (hereinafter referred to as SAW chip) such as lithium tantalate (LiTaO3) or lithium niobate (LiNbO3). A pair is formed and mounted on a package substrate, and the input / output electrodes of the package substrate are electrically connected to the comb-shaped electrode pair.

通常、SAWチップは表面弾性波が伝播するチップ面、すなわち櫛歯状電極対の形成された面を上にセラミックパッケージ基板にダイボンドされ、櫛歯状電極対につながる素子入出力電極とそのパッケージ基板の入出力電極とをアルミニウム(Al)または金(Au)を主材とする金属ワイヤでボンディングして電気的接続を行っている。その後、金属性キャップで気密封止して表面弾性波デバイスが構成される。   Usually, a SAW chip is die-bonded to a ceramic package substrate with a chip surface on which surface acoustic waves propagate, that is, a surface on which a comb-like electrode pair is formed, and an element input / output electrode connected to the comb-like electrode pair and its package substrate These input / output electrodes are electrically connected by bonding with a metal wire mainly composed of aluminum (Al) or gold (Au). Thereafter, the surface acoustic wave device is constructed by hermetically sealing with a metallic cap.

しかし近年、携帯電話機などの部品に対する小形化の要求が強く、表面弾性波デバイスではSAWチップをパッケージ基板にフリップチップ接続することによりワイヤボンディング領域を省くことでその小形化を図っている。   However, in recent years, there has been a strong demand for miniaturization of parts such as mobile phones, and surface acoustic wave devices have been miniaturized by omitting wire bonding regions by flip-chip connecting a SAW chip to a package substrate.

下記の特許文献1のように、半導体チップを基板にはんだを用いて接合する場合、従来使用していた高温半田は、半田に含まれる鉛が環境汚染物質に指定されており、鉛を含有する錫−鉛(Sn−Pb)半田を使用した電子装置が屋外に廃棄もしくは放置され風雨に曝された場合、環境中に鉛が溶け出し環境を汚染する危険性がある。このため、近年、地球環境保護運動の高まりの中で鉛を含有しない接合材が要求されるようになってきた。   When bonding a semiconductor chip to a substrate using solder as in Patent Document 1 below, the high-temperature solder that has been used in the past is designated as an environmental pollutant and contains lead. When an electronic device using tin-lead (Sn—Pb) solder is disposed or left outdoors and exposed to wind and rain, there is a risk that lead will dissolve in the environment and pollute the environment. For this reason, in recent years, there has been a demand for a bonding material containing no lead in the growing global environmental protection movement.

そのために、下記の特許文献2には、気密封止できる構造として、基板上に電子回路素子をフリップチップ接続する電子装置において、電子回路素子の素子入出力電極とセラミック基板の入出力電極との間を金−錫(Au−Sn)や導電性ガラス等で接合するとともに、電子回路素子の周縁部と、これと対向する前記基板とを入出力電極と同じ接続方法で接合封止したことを特徴とする電子装置構造が提案されている。
特開平4−293311号公報 特開2004−214469号公報
Therefore, in Patent Document 2 below, an electronic device in which an electronic circuit element is flip-chip connected to a substrate as a structure that can be hermetically sealed includes an element input / output electrode of the electronic circuit element and an input / output electrode of a ceramic substrate. The gap is bonded with gold-tin (Au-Sn) or conductive glass, and the peripheral portion of the electronic circuit element and the substrate facing it are bonded and sealed by the same connection method as the input / output electrodes. A featured electronic device structure has been proposed.
JP-A-4-29311 JP 2004-214469 A

しかしながら、一般的に基板材料の熱膨張係数(例えばアルミナセラミックスの熱膨張係数は約7×10-6/℃)と電子回路素子の熱膨張係数(例えばリチウムタンタレートの熱膨張係数は結晶方向によって違うが、1.6×10-6〜4.1×10-6/℃)には大きな隔たりがあるため、このようなフリップチップパッケージデバイスに熱衝撃等の熱負荷を加えると、接合部に応力が加わる。従来は、応力を緩和するやわらかい鉛−錫(Pb−Sn)合金で接合していたが、環境負荷物質である鉛を含むために、鉛を含まない、金―錫(Au−Sn)合金が使用される場合がある。 However, in general, the thermal expansion coefficient of the substrate material (for example, the thermal expansion coefficient of alumina ceramics is about 7 × 10 −6 / ° C.) and the thermal expansion coefficient of the electronic circuit element (for example, the thermal expansion coefficient of lithium tantalate depends on the crystal orientation). Although there is a large gap between 1.6 × 10 −6 to 4.1 × 10 −6 / ° C., if a thermal load such as a thermal shock is applied to such a flip chip package device, the junction is Stress is applied. Conventionally, it has been joined with a soft lead-tin (Pb-Sn) alloy that relieves stress, but because it contains lead, which is an environmentally hazardous substance, a gold-tin (Au-Sn) alloy that does not contain lead is used. May be used.

しかし、Au−Sn合金のような硬い材料で電子回路素子と基板をフリップチップ接合した場合は応力を緩和することができず、一般的に基板材料より強度の弱い電子回路素子の素子入出力電極には熱膨張係数の違いによる応力がそのまま加わることになり、電子回路素子にひずみが加わることでSAWチップの周波数特性がずれる問題がある。   However, when the electronic circuit element and the substrate are flip-chip bonded with a hard material such as an Au—Sn alloy, the stress cannot be relieved, and the element input / output electrodes of the electronic circuit element generally weaker than the substrate material In this case, stress due to the difference in thermal expansion coefficient is applied as it is, and there is a problem that the frequency characteristics of the SAW chip are shifted due to distortion applied to the electronic circuit element.

なお、基板材料を強度の弱いガラエポ基板等で作成すれば電子回路素子にひずみは加わらなくなるが、気密性が低下して電子装置として長期信頼性が低下してしまうことになる。   If the substrate material is made of a weak strength glass epoxy substrate or the like, no distortion is applied to the electronic circuit element, but the airtightness is lowered and the long-term reliability of the electronic device is lowered.

以上述べたように従来のフリップチップパッケージでは、環境に対する悪影響や周波数特性がずれる問題があった。従って、本発明の電子装置は上記問題点を鑑みて完成されたものであり、その目的は、環境汚染物質を含まず、装置に熱負荷が加わってもSAWチップの周波数特性がずれない高精度で且つ高信頼性の電子装置の開発である。   As described above, the conventional flip chip package has a problem of adverse effects on the environment and frequency characteristics. Therefore, the electronic device of the present invention has been completed in view of the above-mentioned problems, and its purpose is high accuracy that does not contain environmental pollutants and does not shift the frequency characteristics of the SAW chip even when a thermal load is applied to the device. And development of highly reliable electronic devices.

本発明の電子装置は、セラミック基板の上面中央部に入出力電極を形成するとともに上面外周部に全周にわたって環状金属層を形成し、前記入出力電極に電子回路素子の下面中央部に形成した素子入出力電極を接合材を介してフリップチップ接合するとともに前記環状金属層に前記電子回路素子の下面外周部に形成した素子環状金属層を封着材を介して全周にわたって接合した電子装置であって、前記接合材および前記封着材を錫−銀合金を主成分とする半田もしくは錫−銀−銅合金を主成分とする半田中に金、ニッケルおよびコバルトを含有させたもので形成したことを特徴とする。   In the electronic device according to the present invention, an input / output electrode is formed at the center of the upper surface of the ceramic substrate, and an annular metal layer is formed on the outer periphery of the upper surface, and the input / output electrode is formed at the center of the lower surface of the electronic circuit element. An electronic device in which element input / output electrodes are flip-chip bonded via a bonding material, and an annular metal layer formed on the outer peripheral portion of the lower surface of the electronic circuit element is bonded to the annular metal layer over the entire circumference via a sealing material. The bonding material and the sealing material are formed of a solder containing a tin-silver alloy as a main component or a solder containing a tin-silver-copper alloy as a main component containing gold, nickel and cobalt. It is characterized by that.

本発明の電子装置は、好ましくは前記封着材中に含まれる金の含有率を、前記接合材中に含まれる金の含有率よりも低くしたことを特徴とする。   The electronic device of the present invention is preferably characterized in that the content of gold contained in the sealing material is lower than the content of gold contained in the bonding material.

本発明の電子装置は、好ましくは前記封着材中に含まれるニッケルの含有率を、前記接合材中に含まれるニッケルの含有率よりも低くしたことを特徴とする。   The electronic device of the present invention is preferably characterized in that the content of nickel contained in the sealing material is lower than the content of nickel contained in the bonding material.

本発明の電子装置は、好ましくは前記封着材中に含まれるコバルトの含有率を、前記接合材中に含まれるコバルトの含有率よりも低くしたことを特徴とする。   The electronic device of the present invention is preferably characterized in that the content of cobalt contained in the sealing material is lower than the content of cobalt contained in the bonding material.

本発明の電子装置は、セラミック基板の上面中央部に入出力電極を形成するとともに上面外周部に全周にわたって環状金属層を形成し、入出力電極に電子回路素子の下面中央部に形成した素子入出力電極を接合材を介してフリップチップ接合するとともに環状金属層に電子回路素子の下面外周部に形成した素子環状金属層を封着材を介して全周にわたって接合した電子装置であって、接合材および封着材を錫−銀合金を主成分とする半田もしくは錫−銀−銅合金を主成分とする半田中に金、ニッケルおよびコバルトを含有させたもので形成したことから、入出力電極部および封止部を接合した場合の電子回路素子とセラミック基板の熱膨張係数の違いによって発生する応力は、接合半田が塑性変形することで吸収されるため、電子回路素子に歪みは発生せず電子装置本来の電気特性を発揮することができ、また、Sn−Au合金、Sn−Ni合金、Sn−Co合金を半田中に形成していることによって、ボード実装時のリフローの250℃程度の温度が加わったとしても接合半田の気密性が破れない高品質で耐熱性に優れた電子装置となる。   The electronic device of the present invention is an element in which an input / output electrode is formed at the center of the upper surface of the ceramic substrate and an annular metal layer is formed on the entire periphery of the upper surface, and the input / output electrode is formed at the center of the lower surface of the electronic circuit element. An electronic device in which an input / output electrode is flip-chip bonded via a bonding material and an annular metal layer formed on the lower peripheral portion of the electronic circuit element is bonded to the annular metal layer over the entire circumference via a sealing material, Because the bonding material and the sealing material are made of solder containing tin-silver alloy as the main component or solder containing tin-silver-copper alloy as the main component, containing gold, nickel and cobalt. The stress generated by the difference in the thermal expansion coefficient between the electronic circuit element and the ceramic substrate when the electrode part and the sealing part are joined is absorbed by the plastic deformation of the joining solder. Reflow at the time of board mounting is achieved by forming Sn—Au alloy, Sn—Ni alloy, and Sn—Co alloy in the solder. Even if a temperature of about 250 ° C. is applied, the airtightness of the bonded solder is not broken and the electronic device is excellent in heat resistance.

本発明の電子装置は、好ましくは封着材中に含まれる金の含有率を、接合材中に含まれる金の含有率よりも低くしたことから、接合材に比べ封着材は金の含有による金錫合金による融点上昇による流動性低下の影響が少ないので、封着材はより流動性や密着性に優れ、より密着強度の高い電子装置となる。   In the electronic device of the present invention, preferably, the content of gold contained in the sealing material is lower than the content of gold contained in the bonding material, so that the sealing material contains gold compared to the bonding material. Therefore, the sealing material is more excellent in fluidity and adhesion, and becomes an electronic device with higher adhesion strength.

本発明の電子装置は、好ましくは封着材中に含まれるニッケルの含有率を、接合材中に含まれるニッケルの含有率よりも低くしたことから、接合材に比べ封着材はニッケルを含有することによる硬度上昇の影響が少ないため、封着材がより柔らかく耐疲労性に優れるので、より熱衝撃信頼性の高い電子装置となる。   In the electronic device of the present invention, preferably, the content of nickel contained in the sealing material is lower than the content of nickel contained in the bonding material, so that the sealing material contains nickel compared to the bonding material. Since the effect of increasing the hardness due to this is small, the sealing material is softer and more excellent in fatigue resistance, so that an electronic device with higher thermal shock reliability is obtained.

本発明の電子装置は、好ましくは封着材中に含まれるコバルトの含有率を、接合材中に含まれるコバルトの含有率よりも低くしたことから、接合材に比べ封着材はコバルトを含有することによる硬度上昇の影響が少ないため、封着材がより柔らかく耐疲労性に優れるので、より熱衝撃信頼性の高い電子装置となる。   In the electronic device of the present invention, preferably, the content of cobalt contained in the sealing material is lower than the content of cobalt contained in the bonding material, so that the sealing material contains cobalt compared to the bonding material. Since the effect of increasing the hardness due to this is small, the sealing material is softer and more excellent in fatigue resistance, so that an electronic device with higher thermal shock reliability is obtained.

次に、本発明の電子装置を添付の図面に基づいて詳細に説明する。   Next, an electronic device according to the present invention will be described in detail with reference to the accompanying drawings.

図1は、本発明の電子装置の実施の形態の一例を示す断面図であり、図2は本発明の電子装置の封止部の拡大図である。1は電子回路素子、2は電子回路素子1の素子入出力電極、3は電子回路素子の外周部に全周にわたり環状に形成された素子環状金属層である。4はセラミック基板、5はセラミック基板4の表面に形成した入出力電極、6はボード実装するための外部電極、7はセラミック基板の外周部に全周にわたり環状に形成された環状金属層である。   FIG. 1 is a cross-sectional view showing an example of an embodiment of an electronic device of the present invention, and FIG. 2 is an enlarged view of a sealing portion of the electronic device of the present invention. 1 is an electronic circuit element, 2 is an element input / output electrode of the electronic circuit element 1, and 3 is an element annular metal layer formed in an annular shape around the entire circumference of the electronic circuit element. 4 is a ceramic substrate, 5 is an input / output electrode formed on the surface of the ceramic substrate 4, 6 is an external electrode for board mounting, and 7 is an annular metal layer formed in an annular shape around the entire circumference of the ceramic substrate. .

8は素子入出力電極2と入出力電極5とを接合する接合材、9は素子環状金属層3と環状金属層7とを接合する封着材である。   8 is a bonding material for bonding the element input / output electrode 2 and the input / output electrode 5, and 9 is a sealing material for bonding the element annular metal layer 3 and the annular metal layer 7.

電子回路素子1の表面に形成した素子入出力電極2は、電子回路素子1側からTiやCr,Ta,Nb,Ni−Cr合金,TaN等から成る密着金属層2a、PtやPd,Rh,Ru,Ni,Ni−Cr合金、Ti−W合金、Ni−Co合金等から成る拡散防止層2b、AuやCu,Ni,Ag等から成る主導体層2cからなっている。 The element input / output electrode 2 formed on the surface of the electronic circuit element 1 includes an adhesion metal layer 2a made of Ti, Cr, Ta, Nb, Ni—Cr alloy, Ta 2 N, etc. from the electronic circuit element 1 side, Pt, Pd, It comprises a diffusion preventing layer 2b made of Rh, Ru, Ni, Ni—Cr alloy, Ti—W alloy, Ni—Co alloy or the like, and a main conductor layer 2c made of Au, Cu, Ni, Ag or the like.

また、電子回路素子1の外周部に環状に形成された素子環状金属層3は、電子回路素子1側からTiやCr,Ta,Nb,Ni−Cr合金,TaN等から成る密着金属層3a、PtやPd,Rh,Ru,Ni,Ni−Cr合金、Ti−W合金、Ni−Co合金等から成る拡散防止層3b、AuやCu,Ni,Ag等から成る主導体層3cからなっている。 An element annular metal layer 3 formed annularly on the outer periphery of the electronic circuit element 1 is an adhesion metal layer made of Ti, Cr, Ta, Nb, Ni—Cr alloy, Ta 2 N, or the like from the electronic circuit element 1 side. 3a, a diffusion preventing layer 3b made of Pt, Pd, Rh, Ru, Ni, Ni—Cr alloy, Ti—W alloy, Ni—Co alloy or the like, and a main conductor layer 3c made of Au, Cu, Ni, Ag or the like. ing.

セラミック基板4の表面に形成した入出力電極5は、セラミック基板4側からWやMo−Mnのメタライズ層5a、NiやNi−Cr合金、Ni−Co合金等からなる下地金属層5b、Auからなる主導体層5cからなっている。   The input / output electrodes 5 formed on the surface of the ceramic substrate 4 are made of a metal layer 5a made of W or Mo—Mn, a base metal layer 5b made of Ni, Ni—Cr alloy, Ni—Co alloy, or the like from the ceramic substrate 4 side. The main conductor layer 5c.

セラミック基板4の外周部に環状に形成された環状金属層7は、セラミック基板4側からWやMo−Mnのメタライズ層7a、NiやNi−Cr合金、Ni−Co合金等からなる下地金属層7b、Auからなる主導体層7cからなっている。   An annular metal layer 7 formed in an annular shape on the outer periphery of the ceramic substrate 4 is a base metal layer made of a metallized layer 7a of W or Mo—Mn, Ni, Ni—Cr alloy, Ni—Co alloy or the like from the ceramic substrate 4 side. 7b, a main conductor layer 7c made of Au.

電子回路素子1は、例えばSAWフィルタの場合は、リチウムタンタレート(LiTaO)あるいはリチウムナイオベート(LiNbO)などのSAWチップを薄板状に切断研磨した後、SAWフィルタを形成するための櫛歯パターンおよび素子入出力電極2や素子環状金属層3を従来周知の真空蒸着法やスパッタ法によって、密着金属層、拡散防止層、主導体層を形成し、フォトリソグラフィ法等により所望の形状に形成し、それを個片に切断することで作成する。 When the electronic circuit element 1 is a SAW filter, for example, a SAW chip such as lithium tantalate (LiTaO 3 ) or lithium niobate (LiNbO 3 ) is cut and polished into a thin plate shape, and then comb teeth for forming the SAW filter are used. The pattern / element input / output electrode 2 and element annular metal layer 3 are formed in a desired shape by a photolithography method or the like by forming an adhesion metal layer, a diffusion prevention layer, and a main conductor layer by a conventionally known vacuum deposition method or sputtering method. And cut it into pieces.

密着金属層2a、3aは、電子回路素子1との密着性を向上させるためのものであり、その厚みを0.01〜0.5μmの範囲とすることが好ましい。密着金属層2a、3aの厚みが0.01μm未満となると、電子回路素子1との密着強度が低下する傾向があり、0.5μmを超えると膜応力が大きなものとなり電子回路素子1から剥離し易くなる傾向がある。   The adhesion metal layers 2a and 3a are for improving adhesion with the electronic circuit element 1, and the thickness is preferably in the range of 0.01 to 0.5 μm. When the thickness of the adhesion metal layers 2a and 3a is less than 0.01 μm, the adhesion strength with the electronic circuit element 1 tends to decrease, and when the thickness exceeds 0.5 μm, the film stress becomes large and peels from the electronic circuit element 1. It tends to be easier.

また、拡散防止層2b、3bは、素子入出力電極2や素子環状金属層3を半田等のろう材を介してセラミック基板4の入出力電極5や環状金属層7に接続する際の半田の拡散を防止するためのものであり、その厚みを0.5〜2μmの範囲とすることが好ましい。拡散防止層2b、3bの厚みが0.5μm未満となると、ろう材が密着金属層2a、3aに拡散して絶縁基板2との密着性が低下し易くなる傾向があり、2μmを超えると、拡散防止層2b、3bの膜応力が大きなものとなり、密着金属層2a、3aから剥離し易く成る傾向がある。   The diffusion preventing layers 2b and 3b are used for soldering when the element input / output electrode 2 and the element annular metal layer 3 are connected to the input / output electrode 5 and the annular metal layer 7 of the ceramic substrate 4 through a brazing material such as solder. It is for preventing diffusion, and the thickness is preferably in the range of 0.5 to 2 μm. When the thickness of the diffusion preventing layers 2b and 3b is less than 0.5 μm, the brazing material tends to diffuse into the adhesion metal layers 2a and 3a, and the adhesion with the insulating substrate 2 tends to be lowered, and when the thickness exceeds 2 μm, The film stress of the diffusion preventing layers 2b and 3b becomes large and tends to be easily peeled off from the adhesion metal layers 2a and 3a.

また、主導体層2c、3cは、素子入出力電極2や素子環状金属層3を半田等のろう材を介してセラミック基板4の入出力電極5や環状金属層7に接続する際の半田等のろう材との濡れ性を良くするためのものであり、その厚みを0.1〜0.5μmの範囲とすることが好ましい。主導体層2c、3cの厚みが0.1μm未満となると、半田等のろう材との濡れ性が低下する傾向があり、0.5μmを超えると、膜応力が大きなものとなり拡散防止層18から剥離し易く成る傾向がある。   The main conductor layers 2c and 3c are soldered when the element input / output electrode 2 and element annular metal layer 3 are connected to the input / output electrode 5 and annular metal layer 7 of the ceramic substrate 4 through a brazing material such as solder. In order to improve the wettability with the brazing filler metal, the thickness is preferably in the range of 0.1 to 0.5 μm. When the thickness of the main conductor layers 2c and 3c is less than 0.1 μm, the wettability with a soldering material such as solder tends to decrease. When the thickness exceeds 0.5 μm, the film stress increases and the diffusion preventing layer 18 There is a tendency to peel easily.

セラミック基板4は、例えば、アルミナ(Al)セラミックス,ムライト(3Al・2SiO)セラミックス,窒化アルミニウム(AlN)セラミックス,炭化ケイ素(SiC)セラミックス,窒化ケイ素(Si)セラミックス等の無機材料が用いられる。 The ceramic substrate 4 is, for example, alumina (Al 2 O 3 ) ceramics, mullite (3Al 2 O 3 .2SiO 2 ) ceramics, aluminum nitride (AlN) ceramics, silicon carbide (SiC) ceramics, silicon nitride (Si 3 N 4 ). Inorganic materials such as ceramics are used.

そして、例えばセラミック基板4がアルミナセラミックスから成る場合であれば、酸化アルミニウムの原料粉末に適当な有機バインダ,溶剤,可塑剤,分散剤等を添加混合して泥漿物を作製し、この泥漿物を従来周知のドクターブレード法やカレンダーロール法等のシート成形法を採用しシート状に成形してセラミックグリーンシート(セラミック生シートともいう)を得、しかる後、それらセラミックグリーンシートに電気的な接続を行なうためメタライズ配線層や貫通導体を、タングステン,モリブデン,マンガン等の高融点金属粉末に適当な有機溶剤,溶媒,可塑剤等を添加混合して得た金属ペーストを使って従来周知のスクリーン印刷法等の厚膜手法により形成するとともに、必要に応じてこれらを複数枚積層し、約1600℃の高温で焼成することによって製作する。   For example, if the ceramic substrate 4 is made of alumina ceramic, a suitable organic binder, solvent, plasticizer, dispersant, etc. are added to and mixed with the aluminum oxide raw material powder to produce a slurry, Conventionally known sheet forming methods such as the doctor blade method and the calender roll method are adopted to form into a sheet shape to obtain ceramic green sheets (also called ceramic green sheets), and then electrically connected to these ceramic green sheets. In order to carry out, a well-known screen printing method using a metal paste obtained by adding a suitable organic solvent, solvent, plasticizer, etc. to refractory metal powder such as tungsten, molybdenum, manganese, etc. for metallized wiring layers and through conductors Etc., and by stacking a plurality of them as necessary, a high temperature of about 1600 ° C. In the production by firing.

なお、メタライズ層5a、7aはその露出する外表面にニッケル等の耐蝕性に優れた下地金属層5a、7bを1〜20μの厚さにめっき法で被着させ、その上に金等の耐蝕性に優れ、かつ良導電性である主導体層5a、7cをめっき法により0.1〜2μmの厚さに被着させておくと、メタライズ層7aの酸化腐食を有効に防止するとともにメタライズ配線層5を外部電気回路基板の配線導体に半田等のろう材を介してろう付けする際、そのろう付け強度を強固となすことができる。   The metallized layers 5a and 7a are formed by depositing a base metal layer 5a or 7b having excellent corrosion resistance such as nickel on the exposed outer surface to a thickness of 1 to 20 μm by a plating method, and corrosion resistance such as gold. If the main conductor layers 5a and 7c having excellent conductivity and good conductivity are deposited to a thickness of 0.1 to 2 μm by plating, the metallized layer 7a is effectively prevented from oxidative corrosion and metallized wiring. When the layer 5 is brazed to the wiring conductor of the external electric circuit board via a brazing material such as solder, the brazing strength can be strengthened.

セラミック基板4の入出力電極5および環状金属層7に錫−銀合金を主成分とするクリーム半田や、錫−銀−銅合金を主成分とするクリーム半田を従来周知のスクリーン印刷法等で塗布し、加熱することで溶融し接着することで、接合材8および封着材9を形成する。接合材8と封着材9に同じ半田を使用する場合は、一度に塗布して形成しても良い。   Cream solder mainly composed of tin-silver alloy or cream solder mainly composed of tin-silver-copper alloy is applied to the input / output electrodes 5 and the annular metal layer 7 of the ceramic substrate 4 by a conventionally known screen printing method or the like. Then, the bonding material 8 and the sealing material 9 are formed by melting and bonding by heating. When the same solder is used for the bonding material 8 and the sealing material 9, they may be applied and formed at a time.

なお、本発明の錫−銀合金を主成分とする半田および錫−銀−銅合金を主成分とする半田とは、錫−銀合金の含有率が50質量%以上または錫−銀−銅合金の含有率が50質量%以上の半田をいう。   The solder mainly composed of the tin-silver alloy and the solder mainly composed of a tin-silver-copper alloy according to the present invention is a tin-silver alloy content of 50% by mass or more, or a tin-silver-copper alloy. This means solder with a content of 50% by mass or more.

そして、接合材8と封着材9を介して、電子回路素子1の入出力電極2と素子環状金属層3をそれぞれセラミック基板の入出力電極5と環状金属層7を加熱して接合することで、接合材8と封着材9は錫−銀合金を主成分とする半田もしくは錫−銀−銅合金を主成分とする半田に金、ニッケルおよびコバルトを含有させたもので形成した電子装置となる。   Then, the input / output electrode 2 and the element annular metal layer 3 of the electronic circuit element 1 are heated and joined to the input / output electrode 5 and the annular metal layer 7 of the ceramic substrate through the bonding material 8 and the sealing material 9, respectively. The bonding material 8 and the sealing material 9 are electronic devices formed of solder containing tin-silver alloy as a main component or solder containing tin-silver-copper alloy as a main component containing gold, nickel and cobalt. It becomes.

接合材8中の金含有率は、接合材8全体を100質量%とした場合に金は0.1〜15質量%が好ましい。金が0.1質量%未満の場合は、素子入出力電極2、入出力電極5表面が酸化しやすくなり、接合材8の濡れが悪くなるため、接合の信頼性が低下しやすい傾向がある。金が15質量%を超えた場合は、接合材8中に融点の高い金−錫合金が多く生成するため、流動性が悪くなり、接合の信頼性が低下しやすい傾向がある。   The gold content in the bonding material 8 is preferably 0.1 to 15% by mass of gold when the entire bonding material 8 is 100% by mass. If the gold content is less than 0.1% by mass, the surfaces of the element input / output electrode 2 and the input / output electrode 5 are likely to be oxidized, and the bonding material 8 is poorly wetted. . When the amount of gold exceeds 15% by mass, a large amount of gold-tin alloy having a high melting point is generated in the bonding material 8, so that the fluidity tends to deteriorate and the reliability of bonding tends to decrease.

封着材9中の金含有率は、封着材9全体を100質量%とした場合に金は0.1〜10質量%が好ましい。金が0.1質量%未満の場合は、素子環状金属層3や環状金属層7表面が酸化しやすくなり、封着材9の濡れが悪くなるため、気密封着の信頼性が低下しやすい傾向がある。金が10質量%を超えた場合は、封着材9中に融点の高い金−錫合金が多く生成するため、流動性が悪くなり、気密封着の信頼性が低下しやすい傾向がある。   As for the gold content rate in the sealing material 9, 0.1-10 mass% of gold is preferable when the sealing material 9 whole is 100 mass%. When the gold content is less than 0.1% by mass, the surface of the element annular metal layer 3 or the annular metal layer 7 is likely to be oxidized, and the sealing material 9 is poorly wetted. Tend. When the amount of gold exceeds 10% by mass, a lot of gold-tin alloy having a high melting point is generated in the sealing material 9, so that the fluidity is deteriorated and the reliability of hermetic sealing tends to be lowered.

封着材9中の金含有率が、接合材8中の金含有率に比べ、20〜60%の含有率であると、接合材8中に生成する金−錫合金より封止材9中に生成する金−錫合金量が少ないことで、接合材8より封着材9の流動性が高いことから、接合材8に熱衝撃等の負荷がかかり難くなるため、熱衝撃に対する電子装置の気密封着信頼性がより高くなるので、より好ましい。   When the gold content in the sealing material 9 is 20 to 60% compared to the gold content in the bonding material 8, the gold content in the sealing material 9 is higher than that in the gold-tin alloy generated in the bonding material 8. Since the amount of the gold-tin alloy produced in the second layer is less fluid, the sealing material 9 is more fluid than the bonding material 8, so that it is difficult for the bonding material 8 to be subjected to a load such as a thermal shock. This is more preferable because the hermetic seal reliability is higher.

接合材8中のニッケル含有率は、接合材8全体を100質量%とした場合にニッケルは0.05〜20質量%が好ましい。ニッケルが0.05質量%未満の場合は、接合材8中に融点の高いニッケル−錫合金の生成が少ないために、接合の耐熱性が十分に上がらない傾向がある。ニッケルが20質量%を超えた場合は、接合材8中に融点の高いニッケル−錫合金が多く生成するため、流動性が悪くなり、接合の信頼性が低下しやすい傾向がある。   The nickel content in the bonding material 8 is preferably 0.05 to 20% by mass of nickel when the entire bonding material 8 is 100% by mass. When nickel is less than 0.05% by mass, there is little generation of a nickel-tin alloy having a high melting point in the bonding material 8, and thus the heat resistance of bonding tends not to be sufficiently improved. When nickel exceeds 20% by mass, a large amount of nickel-tin alloy having a high melting point is generated in the bonding material 8, so that the fluidity tends to deteriorate and the reliability of bonding tends to decrease.

封着材9中のニッケル含有率は、封着材9全体を100質量%とした場合にニッケルは0.05〜15質量%が好ましい。ニッケルが0.05質量%未満の場合は、封着材9中に融点の高いニッケル−錫合金の生成が少ないために、気密封着の耐熱性が十分に上がらない傾向がある。ニッケルが15質量%を超えた場合は、封着材9中に融点の高いニッケル−錫合金が多く生成するため、流動性が悪くなり、気密封着の信頼性が低下しやすい傾向がある。   The nickel content in the sealing material 9 is preferably 0.05 to 15% by mass of nickel when the entire sealing material 9 is 100% by mass. When nickel is less than 0.05% by mass, there is a tendency that the heat resistance of the hermetic seal does not sufficiently increase because there is little formation of a nickel-tin alloy having a high melting point in the sealing material 9. When nickel exceeds 15% by mass, a large amount of nickel-tin alloy having a high melting point is generated in the sealing material 9, so that the fluidity is deteriorated and the reliability of hermetic sealing tends to be lowered.

封着材9中のニッケル含有率が、接合材8中のニッケル含有率に比べ、20〜60%の含有率であると、接合材8中に生成するニッケル−錫合金より封止材9中に生成するニッケル−錫合金量が少ないことで、接合材8より封着材9の流動性が高いことから、接合材8に熱衝撃等の負荷がかかり難くなるため、熱衝撃に対する電子装置の気密封着信頼性がより高くなるので、より好ましい。   When the nickel content in the sealing material 9 is 20 to 60% compared to the nickel content in the bonding material 8, the nickel content in the sealing material 9 is greater than the nickel-tin alloy produced in the bonding material 8. Since the amount of the nickel-tin alloy produced in the metal is small and the fluidity of the sealing material 9 is higher than that of the bonding material 8, it is difficult for the bonding material 8 to be subjected to a load such as a thermal shock. This is more preferable because the hermetic seal reliability is higher.

接合材8中のコバルト含有率は、接合材8全体を100質量%とした場合にコバルトは0.01〜3質量%が好ましい。コバルトが0.01質量%未満の場合は、接合材8中に融点の高いコバルト−錫合金の生成が少ないために、接合の耐熱性が十分に上がらない傾向がある。コバルトが3質量%を超えた場合は、接合材8中に融点の高いコバルト−錫合金が多く生成するため、流動性が悪くなり、接合の信頼性が低下しやすい傾向がある。   The cobalt content in the bonding material 8 is preferably 0.01 to 3% by mass of cobalt when the entire bonding material 8 is 100% by mass. When cobalt is less than 0.01% by mass, since there is little production of a cobalt-tin alloy having a high melting point in the bonding material 8, there is a tendency that the heat resistance of the bonding does not sufficiently increase. When cobalt exceeds 3 mass%, a lot of cobalt-tin alloy having a high melting point is generated in the bonding material 8, so that the fluidity is deteriorated and the reliability of bonding tends to be lowered.

封着材9中のコバルト含有率は、封着材9全体を100質量%とした場合にコバルトは0.01〜2質量%が好ましい。コバルトが0.01質量%未満の場合は、封着材9中に融点の高いコバルト−錫合金の生成が少ないために、気密封着の耐熱性が十分に上がらない傾向がある。コバルトが2質量%を超えた場合は、封着材9中に融点の高いコバルト−錫合金が多く生成するため、流動性が悪くなり、気密封着の信頼性が低下しやすい傾向がある。   As for the cobalt content rate in the sealing material 9, when the whole sealing material 9 shall be 100 mass%, 0.01-2 mass% of cobalt is preferable. When cobalt is less than 0.01% by mass, the heat resistance of the hermetic seal tends not to be sufficiently improved because there is little production of a cobalt-tin alloy having a high melting point in the sealing material 9. When cobalt exceeds 2 mass%, a lot of cobalt-tin alloy having a high melting point is generated in the sealing material 9, so that the fluidity is deteriorated and the reliability of hermetic sealing tends to be lowered.

封着材9中のコバルト含有率が、接合材8中のコバルト含有率に比べ、20〜60%の含有率であると、接合材8中に生成するコバルト−錫合金より封止材9中に生成するコバルト−錫合金量が少ないことで、接合材8より封着材9の流動性が高いことから、接合材8に熱衝撃等の負荷がかかり難くなるため、熱衝撃に対する電子装置の気密封着信頼性がより高くなるので、より好ましい。   Compared to the cobalt content in the bonding material 8, the cobalt content in the sealing material 9 is 20 to 60%. In the sealing material 9 than the cobalt-tin alloy produced in the bonding material 8. Since the amount of the cobalt-tin alloy produced in the metal is small, the fluidity of the sealing material 9 is higher than that of the bonding material 8, so that it is difficult to apply a load such as a thermal shock to the bonding material 8. This is more preferable because the hermetic seal reliability is higher.

ここでは、クリーム半田を使用したが、板状の半田を枠状や円状に打ち抜き、環状金属層7や入出力電極5に置き、その上に電子回路素子1を乗せて加熱して接合しても良い。   Here, cream solder was used, but the plate-like solder was punched into a frame or circle, placed on the annular metal layer 7 or the input / output electrode 5, and the electronic circuit element 1 was placed thereon and heated to join. May be.

また、電子回路素子1の素子入出力電極2や素子環状金属層3は、櫛歯パターンを形成するときと別工程で形成しても良い。別工程で形成した場合は、素子入出力電極2と素子環状金属層3の金属層組成や金属を変えて作成でき、素子環状金属層3の拡散防止層や主導体層の金、ニッケル、コバルトの比率や厚みを変えることでできあがりの電子装置の接合材8と封着材9中の金、ニッケル、コバルト等の含有率を操作することができる。また、別工程で作成した場合は、図3のように密着金属層を拡散防止層や主導体層で完全に覆ってしまうように形成することも可能であり、より信頼性の高い構造とすることができる。   Further, the element input / output electrode 2 and the element annular metal layer 3 of the electronic circuit element 1 may be formed in a separate process from that for forming the comb pattern. When formed in a separate process, it can be made by changing the metal layer composition and metal of the element input / output electrode 2 and the element annular metal layer 3, and the diffusion preventing layer of the element annular metal layer 3 and the gold, nickel, cobalt of the main conductor layer By changing the ratio and thickness, the contents of gold, nickel, cobalt, etc. in the bonding material 8 and the sealing material 9 of the completed electronic device can be manipulated. Moreover, when it is created in a separate process, it is possible to form the adhesion metal layer so as to be completely covered with the diffusion prevention layer or the main conductor layer as shown in FIG. be able to.

また、主導体層2c、3cや5c、7cは半田に完全に拡散してしまう場合があり、その場合は、接合材8付近の構成は、図4のように主導体層は無くなってしまう場合がある。   In addition, the main conductor layers 2c, 3c, 5c, and 7c may be completely diffused into the solder, and in this case, the configuration near the bonding material 8 may be without the main conductor layer as shown in FIG. There is.

また、電子装置の接合材8と封着材9中の金、ニッケル、コバルト等の含有率を操作するためには、予め、電子回路素子1の素子入出力電極2や素子環状金属層3とセラミック基板4の入出力電極5や環状金属層7の面積を変えて設計することでも操作することができ、要求信頼性に応じた電子装置となすことができる。   In order to control the content of gold, nickel, cobalt, etc. in the bonding material 8 and the sealing material 9 of the electronic device, the element input / output electrode 2 and the element annular metal layer 3 of the electronic circuit element 1 It is possible to operate by changing the areas of the input / output electrodes 5 and the annular metal layer 7 of the ceramic substrate 4, and it is possible to provide an electronic device according to the required reliability.

本発明の電子装置の実施の形態の一例を示す断面図である。It is sectional drawing which shows an example of embodiment of the electronic device of this invention. 本発明の電子装置の封止部の拡大断面図である。It is an expanded sectional view of the sealing part of the electronic device of the present invention. 本発明の電子装置の他の例の封止部の拡大断面図である。It is an expanded sectional view of the sealing part of the other example of the electronic device of this invention. 本発明の電子装置の他の例の封止部の拡大断面図である。It is an expanded sectional view of the sealing part of the other example of the electronic device of this invention.

符号の説明Explanation of symbols

1:電子回路素子
2:素子入出力電極
3:素子環状金属層
4:セラミック基板
5:入出力電極
7:環状金属層
8:接合材
9:封着剤
1: Electronic circuit element 2: Element input / output electrode 3: Element annular metal layer 4: Ceramic substrate 5: Input / output electrode 7: Ring metal layer 8: Bonding material 9: Sealing agent

Claims (4)

セラミック基板の上面中央部に入出力電極を形成するとともに上面外周部に全周にわたって環状金属層を形成し、前記入出力電極に電子回路素子の下面中央部に形成した素子入出力電極を接合材を介してフリップチップ接合するとともに前記環状金属層に前記電子回路素子の下面外周部に形成した素子環状金属層を封着材を介して全周にわたって接合した電子装置であって、前記接合材および前記封着材を錫−銀合金を主成分とする半田もしくは錫−銀−銅合金を主成分とする半田に金、ニッケルおよびコバルトを含有させたもので形成したことを特徴とする電子装置。 An input / output electrode is formed at the center of the upper surface of the ceramic substrate, and an annular metal layer is formed around the entire periphery of the upper surface, and an element input / output electrode formed at the center of the lower surface of the electronic circuit element is bonded to the input / output electrode. And an electronic device in which the annular metal layer formed on the outer peripheral portion of the lower surface of the electronic circuit element is joined to the entire circumference of the annular metal layer through a sealing material, the bonding material and An electronic device, wherein the sealing material is formed of a solder containing a tin-silver alloy as a main component or a solder containing a tin-silver-copper alloy as a main component and containing gold, nickel and cobalt. 前記封着材中に含まれる金の含有率を、前記接合材に含まれる金の含有率よりも低くしたことを特徴とする請求項1に記載の電子装置。 The electronic device according to claim 1, wherein a content ratio of gold contained in the sealing material is lower than a content ratio of gold contained in the bonding material. 前記封着材中に含まれるニッケルの含有率を、前記接合材中に含まれるニッケルの含有率よりも低くしたことを特徴とする請求項1または請求項2に記載の電子装置。 The electronic device according to claim 1, wherein a content ratio of nickel contained in the sealing material is lower than a content ratio of nickel contained in the bonding material. 前記封着材中に含まれるコバルトの含有率を、前記接合材中に含まれるコバルトの含有率よりも低くしたことを特徴とする請求項1乃至請求項3のいずれかに記載の電子装置。 4. The electronic device according to claim 1, wherein a content ratio of cobalt contained in the sealing material is set lower than a content ratio of cobalt contained in the bonding material. 5.
JP2004375034A 2004-12-24 2004-12-24 Electronic equipment Expired - Fee Related JP4511337B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004375034A JP4511337B2 (en) 2004-12-24 2004-12-24 Electronic equipment

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004375034A JP4511337B2 (en) 2004-12-24 2004-12-24 Electronic equipment

Publications (2)

Publication Number Publication Date
JP2006185966A true JP2006185966A (en) 2006-07-13
JP4511337B2 JP4511337B2 (en) 2010-07-28

Family

ID=36738878

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004375034A Expired - Fee Related JP4511337B2 (en) 2004-12-24 2004-12-24 Electronic equipment

Country Status (1)

Country Link
JP (1) JP4511337B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012190886A (en) * 2011-03-09 2012-10-04 Seiko Instruments Inc Electronic component and manufacturing method therefor

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05144965A (en) * 1991-11-20 1993-06-11 Kyocera Corp Package for containing electronic component
JP2004194290A (en) * 2002-11-26 2004-07-08 Murata Mfg Co Ltd Method for manufacturing electronic component

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH05144965A (en) * 1991-11-20 1993-06-11 Kyocera Corp Package for containing electronic component
JP2004194290A (en) * 2002-11-26 2004-07-08 Murata Mfg Co Ltd Method for manufacturing electronic component

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2012190886A (en) * 2011-03-09 2012-10-04 Seiko Instruments Inc Electronic component and manufacturing method therefor

Also Published As

Publication number Publication date
JP4511337B2 (en) 2010-07-28

Similar Documents

Publication Publication Date Title
JP4766831B2 (en) Manufacturing method of electronic parts
KR100654054B1 (en) Piezoelectric component and method for manufacturing the same
JP2005167969A (en) Acoustic wave element and manufacturing method for same
JP2011147098A (en) Piezoelectric component and manufacturing method thereof
JP2012151698A (en) Elastic wave device
JP2011147054A (en) Electronic apparatus, and method of manufacturing the same
JP2005318157A (en) Elastic wave device and package substrate
JP2007081555A (en) Surface acoustic wave device
JP2000232332A (en) Surface mounted piezoelectric resonator
TWI538268B (en) A method for connecting a first electronic component to a second component
JP2008085108A (en) Bond structure, and electronic apparatus
JP4511337B2 (en) Electronic equipment
JP4012753B2 (en) Surface acoustic wave device
JP4195605B2 (en) Surface acoustic wave device
JP2013172435A (en) Method of manufacturing electronic component, and electronic component
JP2017175427A (en) Acoustic surface wave device
US20030137039A1 (en) Packaging substrate and manufacturing method thereof, integrated circuit device and manufacturing method thereof, and saw device
KR950012947B1 (en) An oscillator
JP2004129193A (en) Elastic surface wave apparatus
JP2010245266A (en) Electronic component and method of manufacturing the same
JP2004207674A (en) Method for producing electronic component
JP2008186917A (en) Electronic component housing package, electronic device, and manufacturing method thereof
JP2011035660A (en) Piezoelectric device
JP4044832B2 (en) Electronic component storage container lid member and electronic component storage container using the same
JP4673670B2 (en) Method for manufacturing piezoelectric device

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20070912

Free format text: JAPANESE INTERMEDIATE CODE: A621

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20091124

A131 Notification of reasons for refusal

Effective date: 20091208

Free format text: JAPANESE INTERMEDIATE CODE: A131

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20100121

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20100406

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20100506

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130514

Year of fee payment: 3

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

LAPS Cancellation because of no payment of annual fees