JP2006120915A - Closure material - Google Patents
Closure material Download PDFInfo
- Publication number
- JP2006120915A JP2006120915A JP2004308180A JP2004308180A JP2006120915A JP 2006120915 A JP2006120915 A JP 2006120915A JP 2004308180 A JP2004308180 A JP 2004308180A JP 2004308180 A JP2004308180 A JP 2004308180A JP 2006120915 A JP2006120915 A JP 2006120915A
- Authority
- JP
- Japan
- Prior art keywords
- layer
- alloy
- sealing
- substrate
- kovar
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/4805—Shape
- H01L2224/4809—Loop shape
- H01L2224/48091—Arched
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
- H01L2924/161—Cap
- H01L2924/1615—Shape
- H01L2924/16195—Flat cap [not enclosing an internal cavity]
Landscapes
- Lead Frames For Integrated Circuits (AREA)
- Piezo-Electric Or Mechanical Vibrators, Or Delay Or Filter Circuits (AREA)
Abstract
Description
本発明は、電子部品保護パッケージ等のシール用封止材料に関する。 The present invention relates to a sealing material for sealing, such as an electronic component protection package.
従来、電子機器に使用される水晶発振素子やSAWフィルタ素子は、図8および図9に示す如く、電子部品保護パッケージであるセラミックスパッケージ101内に封入されており、その封入に際して封止板102は低膨張係数を有したコバール材、42アロイ材等の合金板が封止材料104として使用され、封着材料103としてAu−Sn合金が多用されている。
Conventionally, crystal oscillation elements and SAW filter elements used in electronic devices are enclosed in a
封止材料であるコバール材、42アロイ材等の基板は、所定の形状片に加工後、Niメッキ加工を施し、さらにAuメッキを施して封止材料として構成し、封着材料としてAu−Sn合金板片を電子部品保護パッケージのシール用の封止材料との間に挿入し、加熱溶融して封着させている(例えば、特許文献1参照)。
また、前記封着材料としてAu−Sn部を前記Niメッキ、Auメッキ加工を施し、封止材料の封着面に所定のAu−Sn組成になるようにAuメッキ、Snメッキからなる多層メッキ加工により構成した封止材料を電子部品保護パッケージ上に加熱溶融して封着させている(例えば、特許文献2参照)。
Further, the Au—Sn portion is subjected to the Ni plating and Au plating processes as the sealing material, and the multilayer plating process including Au plating and Sn plating is performed so that the sealing surface of the sealing material has a predetermined Au—Sn composition. The sealing material constituted by the above is heated and melted and sealed on the electronic component protection package (see, for example, Patent Document 2).
しかしながら、上述した従来のセラミックスパッケージと封止材料との封着の技術において、その封止材料には基板となるコバール材、42アロイ材等の低膨張係数を有した材料と、Au層との間にNi層が基板へのAu層の過多拡散防止用として設けられている。
しかしながら、そのAu層が薄いためにセラミックスパッケージと封止材料との封着時の加熱により、Au層が拡散消滅し、Au−Sn合金中のSnもしくは所定のAu−Sn組成になるようにAu層およびSn層を多段に積層した層中のSnとNi層との拡散反応により、非常に脆い層が生成されることを見出した。
However, in the above-described sealing technique between the conventional ceramic package and the sealing material, the sealing material includes a material having a low expansion coefficient such as a Kovar material or a 42 alloy material as a substrate, and an Au layer. A Ni layer is provided between them to prevent excessive diffusion of the Au layer to the substrate.
However, since the Au layer is thin, the Au layer is diffused and extinguished by heating at the time of sealing the ceramic package and the sealing material, so that the Au in the Au—Sn alloy or the predetermined Au—Sn composition is obtained. It has been found that a very fragile layer is generated by the diffusion reaction of Sn and the Ni layer in the layer in which the layers and the Sn layer are laminated in multiple stages.
この非常に脆い層の生成により完全な封止状態が得られないという問題がある。
また、電子回路基板上への実装において、封止状態が破壊され、素子としての機能が損なわれてしまうという問題がある。
本発明は、上記の問題点を解決するためになされたもので、基板に脆い層の生成をなくし、Au−Sn部の十分な溶融、拡がりが得られる封止材料を提供することを目的とする。
There is a problem that a completely sealed state cannot be obtained due to the generation of this very brittle layer.
Moreover, in mounting on an electronic circuit board, there exists a problem that a sealing state will be destroyed and the function as an element will be impaired.
The present invention has been made to solve the above-described problems, and an object of the present invention is to provide a sealing material that eliminates the formation of a fragile layer on a substrate and can sufficiently melt and spread the Au-Sn portion. To do.
本発明は、このようなコバール材、42アロイ材等の低膨張係数を有する封止材料によってセラミックスパッケージ等の電子部品保護パッケージを封着材を介して封着する封止材料において、コバール材、42アロイ材等の低膨張係数を有する基板の片面に、厚さ0.05〜20μmのCu層もしくはCu合金層を形成し、そのCu層もしくはCu合金層面に75〜85wt%Au−Sn合金からなる封着層を形成したことを特徴とする。 The present invention provides a sealing material for sealing an electronic component protection package such as a ceramic package with a sealing material having a low expansion coefficient such as a Kovar material, 42 alloy material, etc. A Cu layer or Cu alloy layer having a thickness of 0.05 to 20 μm is formed on one surface of a substrate having a low expansion coefficient such as 42 alloy material, and 75 to 85 wt% Au—Sn alloy is formed on the Cu layer or Cu alloy layer surface. A sealing layer is formed.
さらに、コバール材、42アロイ材等の低膨張係数を有する基板の片面に、厚さ0.05〜20μmのCu層もしくはCu合金層とさらにAu層を形成し、そのAu層面に75〜85wt%Au−Sn合金からなる封着層を形成したことを特徴とする。
さらに、低膨張係数を有するコバール材、42アロイ材等の基板の片面に、厚さ0.05〜20μmのCu層もしくはCu合金層を形成し、さらに、封着材料としての75〜85wt%Au−Sn合金からなる層もしくは75〜85wt%Au−Sn組成になるようにAu層およびSn層を多段に積層させた層を形成することを特徴とする。
Furthermore, a Cu layer or Cu alloy layer having a thickness of 0.05 to 20 μm and an Au layer are further formed on one surface of a substrate having a low expansion coefficient such as Kovar material or 42 alloy material, and 75 to 85 wt% on the Au layer surface. A sealing layer made of an Au—Sn alloy is formed.
Further, a Cu layer or a Cu alloy layer having a thickness of 0.05 to 20 μm is formed on one surface of a substrate such as Kovar material or 42 alloy material having a low expansion coefficient, and 75 to 85 wt% Au as a sealing material. It is characterized in that a layer made of a Sn alloy or a layer in which an Au layer and a Sn layer are laminated in multiple stages so as to have a composition of 75 to 85 wt% Au—Sn is characterized.
このように構成することにより、脆い層の生成がなく、Au−Sn部の十分な溶融、拡がりが得られ、完全な封止状態が得られることがわかった。
75〜85wt%Au−Sn合金からなる層は、75〜85wt%Au−Sn組成のAu−Snペースト印刷の焼成によるものでもよく、75〜85wt%Au−Sn組成になるようにAu層およびSn層を多段に積層させた層は、75〜85wt%Au−Sn組成の多層メッキによるものでもよい。
With this configuration, it was found that a brittle layer was not generated, the Au—Sn portion was sufficiently melted and expanded, and a complete sealed state was obtained.
The layer made of 75 to 85 wt% Au—Sn alloy may be obtained by firing an Au—Sn paste printing having a 75 to 85 wt% Au—Sn composition, and the Au layer and the Sn so as to have a 75 to 85 wt% Au—Sn composition. The layer in which the layers are stacked in multiple stages may be based on multilayer plating with a composition of 75 to 85 wt% Au—Sn.
Au−Sn組成を75〜85wt%としたのは、75wt%未満だと脆くなり、封止加工に支障をきたし、85wt%を超えると封着温度が上昇し、内部の素子に悪影響をおよぼすからである。
また、Cu層もしくはCu合金層の厚さを0.05〜20μmとした理由は、0.05μm未満だと脆い層の生成制御の効果がなく、20μmを超えると封止加工に悪影響をおよぼすからである。なお、理想的には2μm程度がよい。
The reason why the Au-Sn composition is 75 to 85 wt% is that if it is less than 75 wt%, it becomes brittle and hinders the sealing process, and if it exceeds 85 wt%, the sealing temperature rises and adversely affects the internal elements. It is.
The reason why the thickness of the Cu layer or Cu alloy layer is 0.05 to 20 μm is that if it is less than 0.05 μm, there is no effect of controlling the formation of a fragile layer, and if it exceeds 20 μm, the sealing process is adversely affected. It is. Ideally, about 2 μm is preferable.
さらに、Cu合金からなる層を形成する場合、Cu成分組成は70wt%以上が好ましく、70wt%未満になると、Ni層の場合と同様な脆い層が生成され易いためである。
さらに、さらなるAu−Sn部の溶融、拡がりを得たい場合は、Cu層もしくはCu合金層上にAu層を形成してもよい。
Furthermore, when a layer made of a Cu alloy is formed, the Cu component composition is preferably 70 wt% or more, and when it is less than 70 wt%, a brittle layer similar to the Ni layer is likely to be generated.
Furthermore, in order to obtain further melting and spreading of the Au—Sn part, an Au layer may be formed on the Cu layer or the Cu alloy layer.
このように、基板と封着材料との間にCu層もしくはCu合金層を形成することにより、基板に高価なAu層を形成しなくても脆い層の生成をなくすことができ、Au−Sn部の十分な溶融、拡がりが得られ、完全な封止状態を得られるという効果がある。
また、Cu層もしくはCu合金層上にAu層を形成することにより、さらなるAu−Sn部の溶融、拡がりを得ることができる。
Thus, by forming a Cu layer or a Cu alloy layer between the substrate and the sealing material, it is possible to eliminate generation of a fragile layer without forming an expensive Au layer on the substrate. There is an effect that sufficient melting and spreading of the part can be obtained, and a completely sealed state can be obtained.
Further, by forming the Au layer on the Cu layer or the Cu alloy layer, further melting and spreading of the Au—Sn portion can be obtained.
以下に、図面を参照して本発明の実施例を説明する。
第1実施例 コバール材からなる幅方向断面形状が板厚2mm、幅20mmの基板1に、Cuからなる幅方向断面形状が板厚0.04mm、幅20mmの接合材2をクラッド加工により複合し、幅方向断面形状が板厚0.12mm、幅20mmからなる第1複合材3とした(図1)。
Embodiments of the present invention will be described below with reference to the drawings.
First Example A cross-sectional shape made of Kovar material having a plate thickness of 2 mm and a width of 20 mm is combined with a
つぎに、この第1複合材3の接合材2面上に80wt%Au−Sn合金からなる幅方向断面形状が板厚0.012mm、幅20mmからなる封着材4をクラッド加工により複合し、幅方向断面形状が板厚0.1mm、幅20mmからなる第2複合材5をつくり(図2)、プレス加工により、板厚0.1mmからなる3mm角の複合封止材料Aを得た。
なお、上記において、コバール材からなる基板1にCuからなる接合材2をクラッド加工により複合させた後、非酸化性雰囲気にて600〜800°Cの熱処理を行うとコバール材との接合強度が増し、より効果的である。
Next, a
In the above, when the
第2実施例 上記第1実施例の基板1のコバール材を42アロイ材にし、上記と同様の方法で板厚0.1mmからなる3mm角の複合封止材料Bを得た。
第3実施例 上記第1実施例の接合材2のCuを70wt%Cu−Ni合金にし、上記と同様の方法で板厚0.1mmからなる3mm角の複合封止材料Cを得た。
第4実施例 Cuからなる幅方向断面形状が板厚1mm、幅20mmの条材6に、Auからなる幅方向断面形状が板厚0.05mm、幅20mmの条材7をクラッド加工により複合し、幅方向断面形状が板厚0.04mm、幅20mmの接合材2とした(図3)。
Second Example A Kovar material of the
Third Example Cu of the
Fourth Embodiment A
コバール材からなる幅方向断面形状が板厚2mm、幅20mmの基板1とし、上記接合材2のCu面とを合わせてクラッド加工により複合し、幅方向断面形状が板厚0.12mm、幅20mmからなる第1複合材3とした(図4)。
つぎに、この第1複合材3のAu面上に、80wt%Au−Sn合金からなる幅方向断面形状が板厚0.012mm、幅20mmの封着材4をクラッド加工により複合し、幅方向断面形状が板厚0.1mm、幅20mmの第2複合材5をつくり(図5)、プレス加工により、板厚0.1mmからなる3mm角の複合封止材料Dを得た。
A cross-sectional shape in the width direction made of Kovar material is a
Next, on the Au surface of the first
第5実施例 上記第4実施例の基板1のコバール材を42アロイ材にし、上記と同様の方法で板厚0.1mmからなる3mm角の複合封止材料Eを得た。
第6実施例 上記第4実施例の接合材2のCuを90wt%Cu−Ni合金にし、上記と同様の方法で板厚0.1mmからなる3mm角の複合封止材料Fを得た。
第7実施例 コバール材からなる幅方向断面形状が板厚0.09mm、幅20mmの基板1の片面に厚さ1μmのCuメッキを施して接合材2とし、幅方向断面形状が板厚0.091mm、幅20mmからなる第1複合材3とした(図6)。
Fifth Example A Kovar material of the
Sixth Example Cu of the
Seventh Example A cross-sectional shape in the width direction made of Kovar material has a plate thickness of 0.09 mm and a
つぎに、上記第1複合材3のCu面上に、80wt%Au−Sn組成の封着材4となるようにAu層およびSn層を多段に積層させて、幅方向断面形状が板厚0.009mm、幅20mmの層をメッキ加工により形成し、幅方向断面形状が板厚0.1mm、幅20mmの第2複合材5をつくり(図7)、プレス加工により、板厚0.1mmからなる3mm角の複合封止材料Gを得た。
Next, an Au layer and a Sn layer are laminated in multiple stages on the Cu surface of the first
なお、上記において、コバール材からなる基板1の片面にCuメッキを施した後、非酸化性雰囲気にて600〜800°Cの熱処理を行うとコバール材との接合強度が増し、より効果的である。
第8実施例 上記第7実施例の基板1であるコバール材を42アロイ材にし、上記と同様の方法で板厚0.1mmからなる3mm角の複合封止材料Hを得た。
In the above, if Cu plating is performed on one side of the
Eighth Example A Kovar material, which is the
第9実施例 上記第7実施例のCuメッキを80wt%Cu−Ni合金メッキにし、上記と同様の方法で板厚0.1mmからなる3mm角の複合封止材料Iを得た。
なお、上記1〜6の各実施例によるCu層、Cu合金層、Au層ならびに所定のAu−Sn組成の封着材になるようにAu層およびSn層を多段に積層させた層は、第7実施例以下の説明の如く、メッキ加工によるものでも同等であり、上記各実施例の技術はその概念も含むものである。
Ninth Example The Cu plating of the seventh example was changed to 80 wt% Cu—Ni alloy plating, and a 3 mm square composite sealing material I having a plate thickness of 0.1 mm was obtained by the same method as described above.
In addition, the layer which laminated | stacked Au layer and Sn layer in multiple stages so that it might become a sealing material of the predetermined Au-Sn composition by Cu layer by each Example of said 1-6, Cu alloy layer, Au layer, Seven Embodiments As described below, the same applies to plating, and the techniques of the above embodiments include the concept thereof.
つぎに、比較例1として、Niからなる幅方向断面形状が板厚1mm、幅20mmの条材に、Auからなる幅方向断面形状が板厚0.05mm、幅20mmの接合材をクラッド加工により複合し、幅方向断面形状が板厚0.1mm、幅20mmからなる第1複合材とした。
つぎに、コバール材からなる幅方向断面形状が板厚1mm、幅20mmの基板と上記第1複合材のNi面とをクラッド加工により複合し、幅方向断面形状が板厚0.12mm、幅20mmからなる第2複合材とした。
Next, as Comparative Example 1, a joining material having a width direction cross-sectional shape of Ni having a plate thickness of 1 mm and a width of 20 mm and a bonding material having a width direction cross-sectional shape of Au of 0.05 mm and a width of 20 mm are clad. A first composite material having a cross-sectional shape in the width direction having a plate thickness of 0.1 mm and a width of 20 mm was obtained.
Next, a substrate having a cross-sectional shape in the width direction made of Kovar material having a plate thickness of 1 mm and a width of 20 mm and the Ni surface of the first composite material are combined by clad processing, and the cross-sectional shape in the width direction has a plate thickness of 0.12 mm and a width of 20 mm. A second composite material consisting of
上記第2複合材のAu面上に、80wt%Au−Sn合金からなる幅方向断面形状が板厚0.012mm、幅20mmの封着材をクラッド加工により複合し、幅方向断面形状が板厚0.1mm、幅20mmの第3複合材をつくり、プレス加工により、板厚0.1mmからなる3mm角の複合封止材料Jを得た。
比較例2 上記基板のコバール材を42アロイ材にし、上記と同様の方法で板厚0.1mmからなる3mm角の複合封止材料Kを得た。
On the Au surface of the second composite material, a sealing material having a width direction cross-sectional shape of 80 wt% Au—Sn alloy having a plate thickness of 0.012 mm and a width of 20 mm is compounded by clad processing, and the width direction cross-sectional shape is the plate thickness. A third composite material having a thickness of 0.1 mm and a width of 20 mm was produced, and a 3 mm square composite sealing material J having a thickness of 0.1 mm was obtained by pressing.
Comparative Example 2 A Kovar material for the substrate was changed to 42 alloy material, and a 3 mm square composite sealing material K having a thickness of 0.1 mm was obtained in the same manner as described above.
比較例3 上記接合材のAuを50wt%Cu−Ni合金にし、上記と同様の方法で板厚0.1mmからなる3mm角の複合封止材料Lを得た。
上記A〜Lまでの複合封止材料をメタライズされたセラミックスパッケージ上に封着し、ヘリウムリーク試験により、封止状態を比較した結果を表1に示す。
Comparative Example 3 A composite sealing material L having a thickness of 0.1 mm and a thickness of 0.1 mm was obtained in the same manner as described above by changing the bonding material Au to a 50 wt% Cu—Ni alloy.
Table 1 shows the results of sealing the composite sealing materials A to L on a metallized ceramic package and comparing the sealing states by a helium leak test.
1 基板
2 接合材
3 第1複合材
4 封着材
5 第2複合材
6 Cu条材
7 Au条材
DESCRIPTION OF
Claims (4)
コバール材、42アロイ材等の低膨張係数を有する基板の片面に、厚さ0.05〜20μmのCu層を形成し、そのCu層面にAu−Sn合金からなる封着層を形成したことを特徴とする封止材料。 In a sealing material for sealing an electronic component protection package via a sealing material with a sealing material having a low expansion coefficient such as Kovar material, 42 alloy material,
A Cu layer having a thickness of 0.05 to 20 μm was formed on one surface of a substrate having a low expansion coefficient such as Kovar material or 42 alloy material, and a sealing layer made of an Au—Sn alloy was formed on the Cu layer surface. Characteristic sealing material.
コバール材、42アロイ材等の低膨張係数を有する基板の片面に、厚さ0.05〜20μmのCu層とさらにAu層を形成し、そのAu層面にAu−Sn合金からなる封着層を形成したことを特徴とする封止材料。 In a sealing material for sealing an electronic component protection package via a sealing material with a sealing material having a low expansion coefficient such as Kovar material, 42 alloy material,
A Cu layer having a thickness of 0.05 to 20 μm and an Au layer are further formed on one surface of a substrate having a low expansion coefficient such as Kovar material and 42 alloy material, and a sealing layer made of an Au—Sn alloy is formed on the Au layer surface. A sealing material characterized by being formed.
コバール材、42アロイ材等の低膨張係数を有する基板の片面に、厚さ0.05〜20μmのCu層を形成し、そのCu層面にAu−Sn組成になるようにAu層およびSn層を多段に積層させて封着層を形成したことを特徴とする封止材料。 In a sealing material for sealing an electronic component protection package via a sealing material with a sealing material having a low expansion coefficient such as Kovar material, 42 alloy material,
A Cu layer having a thickness of 0.05 to 20 μm is formed on one surface of a substrate having a low expansion coefficient such as Kovar material or 42 alloy material, and an Au layer and an Sn layer are formed on the Cu layer surface so as to have an Au—Sn composition. A sealing material, wherein a sealing layer is formed by laminating in multiple stages.
4. The sealing material according to claim 1, wherein the Cu layer is a Cu alloy layer.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004308180A JP4636849B2 (en) | 2004-10-22 | 2004-10-22 | Sealing material |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004308180A JP4636849B2 (en) | 2004-10-22 | 2004-10-22 | Sealing material |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006120915A true JP2006120915A (en) | 2006-05-11 |
JP4636849B2 JP4636849B2 (en) | 2011-02-23 |
Family
ID=36538499
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004308180A Expired - Fee Related JP4636849B2 (en) | 2004-10-22 | 2004-10-22 | Sealing material |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4636849B2 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5329390B2 (en) * | 2007-02-26 | 2013-10-30 | 株式会社Neomaxマテリアル | Hermetic sealing cap, electronic component storage package, and method of manufacturing electronic component storage package |
Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH05152462A (en) * | 1991-11-29 | 1993-06-18 | Toshiba Corp | Semiconductor device |
JPH0741159Y2 (en) * | 1988-10-07 | 1995-09-20 | 日本特殊陶業株式会社 | Hermetically sealed ceramic package |
JPH09172102A (en) * | 1995-12-20 | 1997-06-30 | Ngk Spark Plug Co Ltd | Packaging ceramic lid for electronic parts and manufacturing method |
JP2000031313A (en) * | 1998-07-14 | 2000-01-28 | Tanaka Kikinzoku Kogyo Kk | Manufacture of cap for sealing electronic parts protective package |
JP2000223606A (en) * | 1999-01-29 | 2000-08-11 | Kyocera Corp | Electronic component device |
JP2000286352A (en) * | 1999-03-29 | 2000-10-13 | Kyocera Corp | Electronic device |
JP2002009186A (en) * | 2000-06-22 | 2002-01-11 | Azuma Denka:Kk | Sealing cap for electronic element package |
JP2003163299A (en) * | 2001-11-29 | 2003-06-06 | Nippon Filcon Co Ltd | Sealing cap for electronic element package and its manufacturing method as well as method for sealing using the cap |
JP2003163298A (en) * | 2001-11-29 | 2003-06-06 | Nippon Filcon Co Ltd | Sealing cap for electronic element package and its manufacturing method as well as method for sealing using the cap |
JP2003229504A (en) * | 2002-02-05 | 2003-08-15 | Yoshikawa Kogyo Co Ltd | Manufacturing method for lid material of hollow package for electronic part |
JP2004055580A (en) * | 2002-07-16 | 2004-02-19 | Matsushita Electric Ind Co Ltd | Lid for sealing electronic component package |
-
2004
- 2004-10-22 JP JP2004308180A patent/JP4636849B2/en not_active Expired - Fee Related
Patent Citations (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0741159Y2 (en) * | 1988-10-07 | 1995-09-20 | 日本特殊陶業株式会社 | Hermetically sealed ceramic package |
JPH05152462A (en) * | 1991-11-29 | 1993-06-18 | Toshiba Corp | Semiconductor device |
JPH09172102A (en) * | 1995-12-20 | 1997-06-30 | Ngk Spark Plug Co Ltd | Packaging ceramic lid for electronic parts and manufacturing method |
JP2000031313A (en) * | 1998-07-14 | 2000-01-28 | Tanaka Kikinzoku Kogyo Kk | Manufacture of cap for sealing electronic parts protective package |
JP2000223606A (en) * | 1999-01-29 | 2000-08-11 | Kyocera Corp | Electronic component device |
JP2000286352A (en) * | 1999-03-29 | 2000-10-13 | Kyocera Corp | Electronic device |
JP2002009186A (en) * | 2000-06-22 | 2002-01-11 | Azuma Denka:Kk | Sealing cap for electronic element package |
JP2003163299A (en) * | 2001-11-29 | 2003-06-06 | Nippon Filcon Co Ltd | Sealing cap for electronic element package and its manufacturing method as well as method for sealing using the cap |
JP2003163298A (en) * | 2001-11-29 | 2003-06-06 | Nippon Filcon Co Ltd | Sealing cap for electronic element package and its manufacturing method as well as method for sealing using the cap |
JP2003229504A (en) * | 2002-02-05 | 2003-08-15 | Yoshikawa Kogyo Co Ltd | Manufacturing method for lid material of hollow package for electronic part |
JP2004055580A (en) * | 2002-07-16 | 2004-02-19 | Matsushita Electric Ind Co Ltd | Lid for sealing electronic component package |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5329390B2 (en) * | 2007-02-26 | 2013-10-30 | 株式会社Neomaxマテリアル | Hermetic sealing cap, electronic component storage package, and method of manufacturing electronic component storage package |
Also Published As
Publication number | Publication date |
---|---|
JP4636849B2 (en) | 2011-02-23 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR102224535B1 (en) | Method for manufacturing power-module substrate | |
JP2008108993A (en) | Substrate for power module, method of manufacturing the substrate for power module, and power module | |
JP6443568B2 (en) | Bonding material, bonding method and bonding structure using the same | |
KR102496716B1 (en) | Ceramic Board Manufacturing Method | |
JPH05218229A (en) | Ceramic circuit board | |
JPH0786703A (en) | Ceramic circuit board | |
JP6904094B2 (en) | Manufacturing method of insulated circuit board | |
JP4636849B2 (en) | Sealing material | |
JP4951932B2 (en) | Power module substrate manufacturing method | |
JP5016756B2 (en) | Nitride-based ceramic member and metal member joined body and nitride-based ceramic circuit board using the same | |
JP4761757B2 (en) | Manufacturing method of sealing material | |
JPH08102570A (en) | Ceramic circuit board | |
JP2010118682A (en) | Ceramic circuit board | |
JP4427154B2 (en) | Ceramic circuit board | |
KR101856109B1 (en) | Ceramic Board Manufacturing Method and Ceramic Board manufactured by thereof | |
JP2002084046A (en) | Ceramic circuit board | |
JP5039070B2 (en) | Semiconductor device | |
JP2006147875A (en) | Sealing material and manufacturing method therefor | |
JP2008016813A (en) | Substrate for mounting power element, its manufacturing method, and power module | |
JPH06263554A (en) | Jointed substrate of ceramics-metal | |
CN111771275A (en) | Insulated circuit board | |
JP4427379B2 (en) | Hermetic sealing material and manufacturing method thereof | |
JP4427378B2 (en) | Hermetic sealing material and manufacturing method thereof | |
JP2008021780A (en) | Power element mounting unit, and power module | |
JP6973158B2 (en) | How to manufacture a board for a power module with a heat sink |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20071020 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20080201 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20100817 |
|
A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20101015 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20101109 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20101122 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131203 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
R250 | Receipt of annual fees |
Free format text: JAPANESE INTERMEDIATE CODE: R250 |
|
LAPS | Cancellation because of no payment of annual fees |