JP2006107528A - 不連続なデータ構造を事前取出しする方法 - Google Patents
不連続なデータ構造を事前取出しする方法 Download PDFInfo
- Publication number
- JP2006107528A JP2006107528A JP2005343161A JP2005343161A JP2006107528A JP 2006107528 A JP2006107528 A JP 2006107528A JP 2005343161 A JP2005343161 A JP 2005343161A JP 2005343161 A JP2005343161 A JP 2005343161A JP 2006107528 A JP2006107528 A JP 2006107528A
- Authority
- JP
- Japan
- Prior art keywords
- pointer
- memory line
- memory
- child
- parent
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000000034 method Methods 0.000 title claims abstract description 17
- 230000007547 defect Effects 0.000 claims 1
- 238000000605 extraction Methods 0.000 abstract 1
- 238000013461 design Methods 0.000 description 2
- 230000003252 repetitive effect Effects 0.000 description 2
- 238000012360 testing method Methods 0.000 description 2
- 238000013459 approach Methods 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000002708 enhancing effect Effects 0.000 description 1
- 238000013507 mapping Methods 0.000 description 1
- 238000004806 packaging method and process Methods 0.000 description 1
Images
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K7/00—Constructional details common to different types of electric apparatus
- H05K7/20—Modifications to facilitate cooling, ventilating, or heating
- H05K7/20709—Modifications to facilitate cooling, ventilating, or heating for server racks or cabinets; for data centers, e.g. 19-inch computer racks
- H05K7/20836—Thermal management, e.g. server temperature control
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F04—POSITIVE - DISPLACEMENT MACHINES FOR LIQUIDS; PUMPS FOR LIQUIDS OR ELASTIC FLUIDS
- F04D—NON-POSITIVE-DISPLACEMENT PUMPS
- F04D25/00—Pumping installations or systems
- F04D25/16—Combinations of two or more pumps ; Producing two or more separate gas flows
- F04D25/166—Combinations of two or more pumps ; Producing two or more separate gas flows using fans
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F04—POSITIVE - DISPLACEMENT MACHINES FOR LIQUIDS; PUMPS FOR LIQUIDS OR ELASTIC FLUIDS
- F04D—NON-POSITIVE-DISPLACEMENT PUMPS
- F04D27/00—Control, e.g. regulation, of pumps, pumping installations or pumping systems specially adapted for elastic fluids
- F04D27/004—Control, e.g. regulation, of pumps, pumping installations or pumping systems specially adapted for elastic fluids by varying driving speed
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
- G06F15/163—Interprocessor communication
- G06F15/173—Interprocessor communication using an interconnection network, e.g. matrix, shuffle, pyramid, star, snowflake
- G06F15/17356—Indirect interconnection networks
- G06F15/17368—Indirect interconnection networks non hierarchical topologies
- G06F15/17381—Two dimensional, e.g. mesh, torus
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F17/00—Digital computing or data processing equipment or methods, specially adapted for specific functions
- G06F17/10—Complex mathematical operations
- G06F17/14—Fourier, Walsh or analogous domain transformations, e.g. Laplace, Hilbert, Karhunen-Loeve, transforms
- G06F17/141—Discrete Fourier transforms
- G06F17/142—Fast Fourier transforms, e.g. using a Cooley-Tukey type algorithm
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/46—Multiprogramming arrangements
- G06F9/52—Program synchronisation; Mutual exclusion, e.g. by means of semaphores
- G06F9/526—Mutual exclusion algorithms
-
- G—PHYSICS
- G09—EDUCATION; CRYPTOGRAPHY; DISPLAY; ADVERTISING; SEALS
- G09G—ARRANGEMENTS OR CIRCUITS FOR CONTROL OF INDICATING DEVICES USING STATIC MEANS TO PRESENT VARIABLE INFORMATION
- G09G5/00—Control arrangements or circuits for visual indicators common to cathode-ray tube indicators and other visual indicators
- G09G5/003—Details of a display terminal, the details relating to the control arrangement of the display terminal and to the interfaces thereto
- G09G5/006—Details of the interface to the display terminal
- G09G5/008—Clock recovery
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
- H04L7/00—Arrangements for synchronising receiver with transmitter
- H04L7/02—Speed or phase control by the received code signals, the signals containing no special synchronisation information
- H04L7/033—Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
- H04L7/0337—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals
- H04L7/0338—Selecting between two or more discretely delayed clocks or selecting between two or more discretely delayed received code signals the correction of the phase error being performed by a feed forward loop
-
- F—MECHANICAL ENGINEERING; LIGHTING; HEATING; WEAPONS; BLASTING
- F24—HEATING; RANGES; VENTILATING
- F24F—AIR-CONDITIONING; AIR-HUMIDIFICATION; VENTILATION; USE OF AIR CURRENTS FOR SCREENING
- F24F11/00—Control or safety arrangements
- F24F11/70—Control systems characterised by their outputs; Constructional details thereof
- F24F11/72—Control systems characterised by their outputs; Constructional details thereof for controlling the supply of treated air, e.g. its pressure
- F24F11/74—Control systems characterised by their outputs; Constructional details thereof for controlling the supply of treated air, e.g. its pressure for controlling air flow rate or air velocity
- F24F11/77—Control systems characterised by their outputs; Constructional details thereof for controlling the supply of treated air, e.g. its pressure for controlling air flow rate or air velocity by controlling the speed of ventilators
-
- Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
- Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
- Y02B—CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS, e.g. HOUSING, HOUSE APPLIANCES OR RELATED END-USER APPLICATIONS
- Y02B30/00—Energy efficient heating, ventilation or air conditioning [HVAC]
- Y02B30/70—Efficient control or regulation technologies, e.g. for control of refrigerant flow, motor or heating
Abstract
【解決手段】不連続なデータ構造をポイントし、そのアクセス順序を示すポインタを各データ構造に組み込むステップと、ポインタによって示されるアクセス順序に基づいてターゲット・データ構造を事前取出しするステップとを含む不連続なデータ構造を事前取出しする方法を提供する。
【選択図】 図1
Description
Claims (11)
- 不連続なデータ構造を事前取出しする方法であって、
前記不連続なデータ構造をポイントし、そのアクセス順序を示すポインタを各データ構造に組み込むステップと、
前記ポインタによって示される前記アクセス順序に基づいてターゲット・データ構造を事前取出しするステップと
を含む不連続なデータ構造を事前取出しする方法。 - 不連続に保管されるが同一の順序で繰り返してアクセスされる大きいデータ構造を事前取出しするステップをさらに含む、請求項1に記載の不連続なデータ構造を事前取出しする方法。
- 前記事前取出しが、メモリ・ラインに基づき、メモリ・ラインが、メモリがラインに分割されるように、連続する物理メモリ位置の位置合せされたセクションであり、前記ラインのある部分を、所与の時に少なくとも1つのキャッシュに保管することができ、通常の物理メモリ・データの他に、各メモリ・ラインが前記メモリ内の他のメモリ・ラインをポイントするのに十分に大きいポインタを含むように、各メモリ・ラインが、再定義される、請求項1に記載の不連続なデータ構造を事前取出しする方法。
- 各メモリ・ラインが、前記データおよび前記ポインタのほかに、前記ポインタを自動的にセットし、使用するアルゴリズムを実施する追加ビットを含む、請求項3に記載の不連続なデータ構造を事前取出しする方法。
- 各メモリ・ラインが、前記ポインタの状況を示す2つのビットを含む、請求項4に記載の不連続なデータ構造を事前取出しする方法。
- メモリ・ラインがアクセスされ、前記メモリ・ラインが有効なポインタを有しない時に、前記メモリ・ラインが親状況に昇格され、次に取出しを要求されるメモリ・ラインが、その子とみなされ、子メモリ・ラインが既知になった後に、前記親メモリ・ラインの前記ポインタが、前記子メモリ・ラインをポイントし、さらに、保護観察ビットが、前記ポインタが有用でない可能性があることを示すようにセットされるようにする機構によって、前記ポインタがセットされ、前記機構が、子メモリ・ラインが別の後続のメモリ・ラインの親メモリ・ラインでもあるという点で再帰的である、請求項3に記載の不連続なデータ構造を事前取出しする方法。
- 保護観察ポインタがセットされたメモリ・ラインが参照される時に、前記メモリ・ラインが親メモリ・ラインとみなされるが、子メモリ・ラインが取り出されず、次のメモリ・ラインが要求された後に、そのアドレスが前記保護観察子メモリ・ラインの前記ポインタと比較され、これらが一致する場合に、前記親のポインタが既知状況に昇格され、これらが一致しない場合に、前記親のポインタが無効とマークされ、既知ポインタを有するメモリ・ラインが参照される時に、ポイントされる子メモリ・ラインが、即座に事前取出しされ、次に参照されるメモリ・ラインが、その子メモリ・ラインでない場合に、前記親のポインタ状況が、保護観察状況に降格される、請求項6に記載の不連続なデータ構造を事前取出しする方法。
- 前記メモリが、複数の異なるレベルのキャッシュを含み、メモリ・ラインが、異なるレベルのキャッシュの間でメモリ階層の上に移動される際に、前記メモリ・ラインおよびそれに関連するポインタが、一緒のままになり、したがって、事前取出しを実施するキャッシュ・レベルより下のキャッシュ・レベル内のすべての他のキャッシュが、単純に、メモリ・ライン・データと共に前記ポインタをキャッシングする、請求項3に記載の不連続なデータ構造を事前取出しする方法。
- 親子関係を記憶する内容アドレス事前取出しテーブルをさらに含み、前記テーブルが、3つのフィールドすなわち親、子、および状況を有する、請求項6に記載の不連続なデータ構造を事前取出しする方法。
- メモリ・ラインが、取り出され、無効なポインタを有する時に、次に取り出されるメモリ・ラインが、その子とみなされ、親のポインタに、前記子メモリ・ラインがセットされ、前記ポインタ状況に、保護観察がセットされ、既知ポインタを有するラインが、取り出されるか事前取出しされる時に、ポイントされる前記子メモリ・ラインが、即座に事前取出しされ、
保護観察ポインタまたは既知ポインタを有するメモリ・ラインが、取り出され、前記事前取出しテーブル内で親メモリ・ラインでないことがわかる時に、前記メモリ・ラインが、その子ポインタおよびポインタ状況と共に前記テーブルに入力され、
メモリ・ラインが参照される時に、前記メモリのアドレスが、前記事前取出しテーブル内のすべての前記子ポインタと比較され、一致が見つかる場合に、関連する親の状況が更新され、保護観察ポインタが既知状況に昇格され、さらに、前記事前取出しテーブル内の一致する項目が除去され、複数の子項目が一致する場合に、各子項目が、同一の形で扱われる請求項9に記載の不連続なデータ構造を事前取出しする方法。 - 項目が、容量の欠如に起因して前記事前取出しテーブルから追い出される時に、前記親のポインタ状況が更新され、有効ポインタが保護観察にされ、保護観察ポインタが無効化され、メモリ・ラインが、キャッシュから追い出され、そのメモリ・ラインが、前記事前取出しテーブル内で親であることがわかる時に、前記テーブル項目も、無効化され、事前取出しテーブル追出しとして扱われる、請求項9に記載の不連続なデータ構造を事前取出しする方法。
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US27112401P | 2001-02-24 | 2001-02-24 | |
JP2002568154A JP3963372B2 (ja) | 2001-02-24 | 2002-02-25 | マルチプロセッサ・システム |
PCT/US2002/005575 WO2002069098A2 (en) | 2001-02-24 | 2002-02-25 | Low latency memoray system access |
Related Parent Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002568154A Division JP3963372B2 (ja) | 2001-02-24 | 2002-02-25 | マルチプロセッサ・システム |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2006107528A true JP2006107528A (ja) | 2006-04-20 |
JP4301520B2 JP4301520B2 (ja) | 2009-07-22 |
Family
ID=68463259
Family Applications (2)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002568154A Expired - Fee Related JP3963372B2 (ja) | 2001-02-24 | 2002-02-25 | マルチプロセッサ・システム |
JP2005343161A Expired - Fee Related JP4301520B2 (ja) | 2001-02-24 | 2005-11-29 | 不連続なデータ構造を事前取出しする方法 |
Family Applications Before (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002568154A Expired - Fee Related JP3963372B2 (ja) | 2001-02-24 | 2002-02-25 | マルチプロセッサ・システム |
Country Status (9)
Country | Link |
---|---|
US (1) | US7174434B2 (ja) |
EP (1) | EP1379933A4 (ja) |
JP (2) | JP3963372B2 (ja) |
KR (2) | KR100714766B1 (ja) |
CN (2) | CN1537275A (ja) |
AU (1) | AU2002247206A1 (ja) |
CA (1) | CA2436474A1 (ja) |
IL (1) | IL157509A0 (ja) |
WO (1) | WO2002069098A2 (ja) |
Families Citing this family (30)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
IL157510A0 (en) * | 2001-02-24 | 2004-03-28 | Ibm | Arithmetic functions in torus and tree networks |
US6928526B1 (en) * | 2002-12-20 | 2005-08-09 | Datadomain, Inc. | Efficient data storage system |
US7747843B2 (en) * | 2004-06-02 | 2010-06-29 | Broadcom Corporation | Microprocessor with integrated high speed memory |
US7216218B2 (en) * | 2004-06-02 | 2007-05-08 | Broadcom Corporation | Microprocessor with high speed memory integrated in load/store unit to efficiently perform scatter and gather operations |
US7296120B2 (en) * | 2004-11-18 | 2007-11-13 | International Business Machines Corporation | Mechanism that provides efficient multi-word load atomicity |
CN101061462B (zh) * | 2004-11-26 | 2010-10-06 | 国际商业机器公司 | 多处理器系统以及其中的排他控制方法 |
CN100388209C (zh) * | 2005-01-05 | 2008-05-14 | 英业达股份有限公司 | 防止数据处理混乱的方法 |
US9026744B2 (en) * | 2005-03-23 | 2015-05-05 | Qualcomm Incorporated | Enforcing strongly-ordered requests in a weakly-ordered processing |
US7356653B2 (en) * | 2005-06-03 | 2008-04-08 | International Business Machines Corporation | Reader-initiated shared memory synchronization |
US7267555B2 (en) * | 2005-10-18 | 2007-09-11 | Au Optronics Corporation | Electrical connectors between electronic devices |
US7752367B2 (en) * | 2005-12-22 | 2010-07-06 | International Business Machines Corporation | File-based access control for shared hardware devices |
US8104039B2 (en) * | 2006-08-07 | 2012-01-24 | International Business Machines Corporation | Method for balancing resource sharing and application latency within a data processing system |
CN100451972C (zh) * | 2006-09-26 | 2009-01-14 | 杭州华三通信技术有限公司 | 提高多核系统访问临界资源速度的方法和装置 |
US7750923B2 (en) * | 2007-04-05 | 2010-07-06 | Microsoft Corporation | Implementing limited function mode in a display device |
JP2009104300A (ja) * | 2007-10-22 | 2009-05-14 | Denso Corp | データ処理装置及びプログラム |
CN101216781B (zh) * | 2007-12-28 | 2011-03-23 | 中国科学院计算技术研究所 | 一种多处理器系统、装置及方法 |
JP2010044578A (ja) * | 2008-08-12 | 2010-02-25 | Toshiba Corp | マルチコアプロセッサ |
CN101673244B (zh) * | 2008-09-09 | 2011-03-23 | 上海华虹Nec电子有限公司 | 多核或集群系统的存储器控制方法 |
US8719829B2 (en) * | 2009-03-09 | 2014-05-06 | International Business Machines Corporation | Synchronizing processes in a computing resource by locking a resource for a process at a predicted time slot |
CN103377086A (zh) * | 2012-04-27 | 2013-10-30 | 华为技术有限公司 | 用于异步多核系统操作共享资源的方法、装置及系统 |
US10706051B1 (en) * | 2012-06-15 | 2020-07-07 | Open Text Corporation | Methods for updating reference count and shared objects in a concurrent system |
US10515141B2 (en) * | 2012-07-18 | 2019-12-24 | Software Ag Usa, Inc. | Systems and/or methods for delayed encoding of XML information sets |
US9760549B2 (en) * | 2012-07-18 | 2017-09-12 | Software Ag Usa, Inc. | Systems and/or methods for performing atomic updates on large XML information sets |
US9922089B2 (en) | 2012-07-18 | 2018-03-20 | Software Ag Usa, Inc. | Systems and/or methods for caching XML information sets with delayed node instantiation |
US9377954B2 (en) * | 2014-05-09 | 2016-06-28 | Advanced Micro Devices, Inc. | System and method for memory allocation in a multiclass memory system |
JP6252348B2 (ja) * | 2014-05-14 | 2017-12-27 | 富士通株式会社 | 演算処理装置および演算処理装置の制御方法 |
CN104102547B (zh) * | 2014-07-25 | 2017-12-26 | 珠海全志科技股份有限公司 | 多处理器系统的同步方法及其同步装置 |
GB2554442B (en) | 2016-09-28 | 2020-11-11 | Advanced Risc Mach Ltd | Apparatus and method for providing an atomic set of data accesses |
TWI650648B (zh) * | 2018-02-09 | 2019-02-11 | 慧榮科技股份有限公司 | 系統晶片及存取系統晶片中記憶體的方法 |
CN111459547B (zh) * | 2020-04-01 | 2021-10-08 | 腾讯科技(深圳)有限公司 | 一种函数调用链路的展示方法和装置 |
Family Cites Families (18)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4807110A (en) | 1984-04-06 | 1989-02-21 | International Business Machines Corporation | Prefetching system for a cache having a second directory for sequentially accessed blocks |
GB2216306A (en) * | 1988-02-29 | 1989-10-04 | Ardent Computer Corp | Load and synchronize computer architecture and process |
JPH02121053A (ja) | 1988-10-31 | 1990-05-08 | Toshiba Corp | テスト・アンド・セット方式 |
JPH0391055A (ja) | 1989-09-04 | 1991-04-16 | Hitachi Ltd | ハードウエアロックのセット方法、ハードウエアロック制御装置、ハードウエアロックの検出方法と装置 |
US5287503A (en) | 1991-09-27 | 1994-02-15 | Sun Microsystems, Inc. | System having control registers coupled to a bus whereby addresses on the bus select a control register and a function to be performed on the control register |
US5537573A (en) * | 1993-05-28 | 1996-07-16 | Rambus, Inc. | Cache system and method for prefetching of data |
JP3548616B2 (ja) * | 1995-01-20 | 2004-07-28 | 株式会社日立製作所 | 情報処理装置 |
US5819079A (en) * | 1995-09-11 | 1998-10-06 | Intel Corporation | Instruction fetch on demand for uncacheable memory which avoids memory mapped I/O side effects in a processor with speculative instruction fetch |
US5860126A (en) * | 1996-12-17 | 1999-01-12 | Intel Corporation | Controlling shared memory access ordering in a multi-processing system using an acquire/release consistency model |
US5822788A (en) * | 1996-12-20 | 1998-10-13 | Intel Corporation | Mechanism for prefetching targets of memory de-reference operations in a high-performance processor |
US5983259A (en) | 1997-02-19 | 1999-11-09 | International Business Machines Corp. | Systems and methods for transmitting and receiving data in connection with a communications stack in a communications system |
US6247025B1 (en) * | 1997-07-17 | 2001-06-12 | International Business Machines Corporation | Locking and unlocking mechanism for controlling concurrent access to objects |
US6134579A (en) * | 1997-08-15 | 2000-10-17 | Compaq Computer Corporation | Semaphore in system I/O space |
US6151655A (en) | 1998-04-30 | 2000-11-21 | International Business Machines Corporation | Computer system deadlock request resolution using timed pulses |
US6148300A (en) * | 1998-06-19 | 2000-11-14 | Sun Microsystems, Inc. | Hybrid queue and backoff computer resource lock featuring different spin speeds corresponding to multiple-states |
US6782440B2 (en) * | 2000-07-26 | 2004-08-24 | T.N.S. Holdings, Inc. | Resource locking and thread synchronization in a multiprocessor environment |
US6715059B2 (en) * | 2000-07-26 | 2004-03-30 | Tas Holdings, Inc. | Methods and systems for a shared memory unit with extendable functions |
US6513100B1 (en) * | 2000-10-30 | 2003-01-28 | Microsoft Corporation | System and method for fast referencing a reference counted item |
-
2002
- 2002-02-25 CN CNA028054415A patent/CN1537275A/zh active Pending
- 2002-02-25 JP JP2002568154A patent/JP3963372B2/ja not_active Expired - Fee Related
- 2002-02-25 KR KR1020067002970A patent/KR100714766B1/ko not_active IP Right Cessation
- 2002-02-25 CN CNB2005100876492A patent/CN100394407C/zh not_active Expired - Fee Related
- 2002-02-25 CA CA002436474A patent/CA2436474A1/en not_active Abandoned
- 2002-02-25 EP EP02714980A patent/EP1379933A4/en not_active Withdrawn
- 2002-02-25 US US10/468,994 patent/US7174434B2/en not_active Expired - Fee Related
- 2002-02-25 WO PCT/US2002/005575 patent/WO2002069098A2/en active IP Right Grant
- 2002-02-25 IL IL15750902A patent/IL157509A0/xx unknown
- 2002-02-25 KR KR1020037011091A patent/KR100598668B1/ko not_active IP Right Cessation
- 2002-02-25 AU AU2002247206A patent/AU2002247206A1/en not_active Abandoned
-
2005
- 2005-11-29 JP JP2005343161A patent/JP4301520B2/ja not_active Expired - Fee Related
Also Published As
Publication number | Publication date |
---|---|
KR100598668B1 (ko) | 2006-07-13 |
IL157509A0 (en) | 2004-03-28 |
AU2002247206A1 (en) | 2002-09-12 |
WO2002069098A2 (en) | 2002-09-06 |
US20040073758A1 (en) | 2004-04-15 |
CN1722110A (zh) | 2006-01-18 |
CN100394407C (zh) | 2008-06-11 |
KR20060024027A (ko) | 2006-03-15 |
EP1379933A4 (en) | 2007-10-17 |
CN1537275A (zh) | 2004-10-13 |
WO2002069098A3 (en) | 2002-10-17 |
JP3963372B2 (ja) | 2007-08-22 |
CA2436474A1 (en) | 2002-09-06 |
US7174434B2 (en) | 2007-02-06 |
JP4301520B2 (ja) | 2009-07-22 |
EP1379933A2 (en) | 2004-01-14 |
KR100714766B1 (ko) | 2007-05-08 |
KR20040004537A (ko) | 2004-01-13 |
JP2004529415A (ja) | 2004-09-24 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4301520B2 (ja) | 不連続なデータ構造を事前取出しする方法 | |
US7529895B2 (en) | Method for prefetching non-contiguous data structures | |
Anderson et al. | Performance of the Cray T3E multiprocessor | |
US9244840B2 (en) | Cache swizzle with inline transposition | |
Nai et al. | Instruction offloading with hmc 2.0 standard: A case study for graph traversals | |
US5835950A (en) | Self-invalidation method for reducing coherence overheads in a bus-based shared-memory multiprocessor apparatus | |
WO2014090087A1 (en) | Translation management instructions for updating address translation data structures in remote processing nodes | |
JPH06510611A (ja) | コンピュータシステムにおいてデータ処理速度を向上させる方法 | |
US10108548B2 (en) | Processors and methods for cache sparing stores | |
JP5255049B2 (ja) | データをキャッシュ・メモリにプリフェッチする方法、コンピュータ・プログラム、及びシステム | |
Singh et al. | SPX64: A scratchpad memory for general-purpose microprocessors | |
US9734072B2 (en) | Main memory prefetch operation and multiple prefetch operation | |
Zhao et al. | Design of write merging and read prefetching buffer in DRAM controller for embedded processor | |
US7234027B2 (en) | Instructions for test & set with selectively enabled cache invalidate | |
Honarmand | Memory Prefetching | |
Wang et al. | Computer architecture | |
Zhang et al. | Efficient address remapping in distributed shared-memory systems | |
Kumr et al. | An Overview of Hardware Based Cache Optimization Techniques | |
Choi et al. | Hardware and compiler-directed cache coherence in large-scale multiprocessors: Design considerations and performance study | |
Jain | Memory Models for Embedded Multicore Architecture | |
Park et al. | Aggressive superpage support with the shadow memory and the partial-subblock TLB | |
Mahjur et al. | Two-phase prediction of L1 data cache misses | |
Al Hasib et al. | Implementation and Evaluation of an Efficient Level-2 Cache Prefetching Algorithm | |
Mechri | Stealing the shared cache for fun and profit | |
Pourdowlat et al. | Hardware Prefetching Schemes |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20090128 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20090203 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20090224 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20090407 |
|
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 |
|
RD14 | Notification of resignation of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7434 Effective date: 20090408 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20090417 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120501 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20120501 Year of fee payment: 3 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20130501 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20140501 Year of fee payment: 5 |
|
LAPS | Cancellation because of no payment of annual fees |