JP2006032532A - Manufacturing method of semiconductor device and manufacturing apparatus thereof - Google Patents
Manufacturing method of semiconductor device and manufacturing apparatus thereof Download PDFInfo
- Publication number
- JP2006032532A JP2006032532A JP2004207096A JP2004207096A JP2006032532A JP 2006032532 A JP2006032532 A JP 2006032532A JP 2004207096 A JP2004207096 A JP 2004207096A JP 2004207096 A JP2004207096 A JP 2004207096A JP 2006032532 A JP2006032532 A JP 2006032532A
- Authority
- JP
- Japan
- Prior art keywords
- bonding pad
- bonding
- pad portion
- hole
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/03—Manufacturing methods
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02123—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body inside the bonding area
- H01L2224/02125—Reinforcing structures
- H01L2224/02126—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/0212—Auxiliary members for bonding areas, e.g. spacers
- H01L2224/02122—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body
- H01L2224/02163—Auxiliary members for bonding areas, e.g. spacers being formed on the semiconductor or solid-state body on the bonding area
- H01L2224/02165—Reinforcing structures
- H01L2224/02166—Collar structures
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/04042—Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45117—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
- H01L2224/45124—Aluminium (Al) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/44—Structure, shape, material or disposition of the wire connectors prior to the connecting process
- H01L2224/45—Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
- H01L2224/45001—Core members of the connector
- H01L2224/45099—Material
- H01L2224/451—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
- H01L2224/45138—Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
- H01L2224/45144—Gold (Au) as principal constituent
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/484—Connecting portions
- H01L2224/48463—Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48599—Principal constituent of the connecting portion of the wire connector being Gold (Au)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/42—Wire connectors; Manufacturing methods related thereto
- H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
- H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
- H01L2224/485—Material
- H01L2224/48505—Material at the bonding interface
- H01L2224/48699—Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/74—Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
- H01L2224/78—Apparatus for connecting with wire connectors
- H01L2224/7825—Means for applying energy, e.g. heating means
- H01L2224/783—Means for applying energy, e.g. heating means by means of pressure
- H01L2224/78301—Capillary
- H01L2224/78302—Shape
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/85009—Pre-treatment of the connector or the bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
- H01L2224/85—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
- H01L2224/852—Applying energy for connecting
- H01L2224/85201—Compression bonding
- H01L2224/85205—Ultrasonic bonding
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01004—Beryllium [Be]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01013—Aluminum [Al]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01074—Tungsten [W]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
Abstract
Description
本発明は、半導体装置を製造する組立工程において、半導体素子のボンディングパッド部、特に最上層に電極部として構成したボンディングパッド部の表面層とこの半導体素子を収納するパッケージのリード部等とを金属細線によって接続するワイヤーボンディングに使用される半導体装置の製造方法および製造装置に関するものである。 The present invention relates to a bonding pad portion of a semiconductor element, particularly a surface layer of the bonding pad portion formed as an electrode portion on the uppermost layer and a lead portion of a package for housing the semiconductor element in an assembly process for manufacturing a semiconductor device. The present invention relates to a manufacturing method and a manufacturing apparatus of a semiconductor device used for wire bonding connected by a thin wire.
従来、半導体素子は外部環境から守るためにパッケージに収納して構成した半導体装置として使用されている。この半導体素子への電源供給や信号の入出力を行うために、半導体素子上に設けられたボンディングパッド部とパッケージのリード部等を電気的に接続することが必要となる。この接続をするために用いられる方法の1つとしてワイヤーボンド接続法が広く知られている。ワイヤーボンディングによる接続は複数のリード部を有するパッケージのフレーム上に半導体素子を接着し、半導体素子上のボンディングパッド部とパッケージのリード部とをアルミニウム、金またはそれらの合金等からなる金属細線により接続する手法である。 Conventionally, a semiconductor element is used as a semiconductor device that is housed in a package in order to protect it from the external environment. In order to supply power to the semiconductor element and to input / output signals, it is necessary to electrically connect a bonding pad portion provided on the semiconductor element and a lead portion of the package. A wire bond connection method is widely known as one of the methods used for this connection. Connection by wire bonding is performed by bonding a semiconductor element onto a frame of a package having a plurality of lead parts, and connecting the bonding pad part on the semiconductor element and the lead part of the package by a thin metal wire made of aluminum, gold, or an alloy thereof. It is a technique to do.
図2は従来の半導体装置の製造方法に用いる金属細線とボンディングパッド部のワイヤーボンディングの接続を説明する図であり、(a)はワイヤーボンディングを行う半導体装置の製造装置でボンディングツール先端部分の断面図、(b)はボンディングツール先端部分と半導体素子のボンディングパッド部とを金属細線により接続する領域を拡大した断面図を示している。 FIG. 2 is a diagram for explaining a wire bonding connection between a fine metal wire and a bonding pad used in a conventional method for manufacturing a semiconductor device. FIG. 2A is a sectional view of a bonding tool tip portion in a semiconductor device manufacturing apparatus for wire bonding. FIG. 4B is an enlarged cross-sectional view of a region where the tip end portion of the bonding tool and the bonding pad portion of the semiconductor element are connected by a thin metal wire.
図2(a)に示すように金属細線2は、一般的にキャピラリ5と呼ばれるボンディングパッド部1との接合を担う役割を持ったボンディングツールに貫通した孔に挿入されて、その貫通した孔から突出した金属細線2の先端部分に電気スパークなどによってボール部4が形成されている。このボール部4が果たす役割として、貫通した孔への金属細線2の逆引き込み防止やボンディングパッド部1への接合の際のボール径を決定する要因となる。
As shown in FIG. 2 (a), the fine metal wire 2 is inserted into a hole penetrating a bonding tool having a role of joining the bonding pad portion 1 generally called a capillary 5, and from the penetrating hole. A
また、図2(b)に示すようにボンディングツールのキャピラリ5を下降させてボンディングパッド部1上にボール部4を接触させながら超音波や熱を加え、さらにキャピラリ5をボール部4に対し押し付けながら接着をする。
2B, the capillary 5 of the bonding tool is lowered to apply ultrasonic waves or heat while bringing the
近年の拡散プロセスの微細化技術により、半導体素子のチップ面積の縮小が顕著になってきており、それに伴い電極となるボンディングパッド部1の配列によりチップサイズを律則することがないようパッドサイズおよびパッドピッチの縮小が必然的に求められてきている。 With the recent miniaturization technique of the diffusion process, the reduction of the chip area of the semiconductor element has become remarkable, and accordingly, the pad size and the chip size are not restricted by the arrangement of the bonding pad portions 1 serving as electrodes. Reduction of the pad pitch is inevitably required.
そして、この小さなパッドサイズへの接合性を上げるために、ボンディングパッド部1の構造見直し、ワイヤーボンディングの条件見直しなど様々な改善が進められ、機械的強度不足やボール部4の不着など信頼性の面で問題となることを回避するため、ボンディングパッド部1を長方形に形成したり、また、金属細線2とボンディングパッド部1の接続性を上げるために最上層のボンディングパッド部層を厚く形成したり、ワイヤーボンディング時の周波数を上げるなどの効率よく接続するための手段が用いられてきた。
このような構成の従来の半導体装置の製造方法では、さらなる拡散プロセスの微細化に伴い狭パッド技術および接合を良化させるパッド構造技術が進み、小さい面積にワイヤーボンディングすることが可能となってきた。これらの技術によって、ボンディングパッド部と金属細線との接合状態は合金層の成長を飛躍的に向上させる結果となっている。 In the conventional method of manufacturing a semiconductor device having such a configuration, as the diffusion process is further miniaturized, the narrow pad technology and the pad structure technology for improving the bonding advance, and it has become possible to perform wire bonding in a small area. . With these techniques, the bonding state between the bonding pad portion and the fine metal wire results in a dramatic improvement in the growth of the alloy layer.
しかしながら、合金層の成長増大による弊害として合金層内部にボイド(空孔)が発生し、ワイヤーボンディングの接合に与える影響が顕著となって問題になりつつある。このボイドの発生により従来条件でのワイヤーボンディングを実施することが困難となっている。実際に、前述したような条件で、ワイヤーボンディングを実施し熱処理を加えた後、研磨処理にて断面を光学顕微鏡で観察したところ、合金層上部にボイドの発生が確認されており、さらにボイドが進行することにより合金層上部で金属細線とボンディングパッド部との接続が電気的に開放状態となり重大な信頼性不良をおこすことが確認されている。 However, as an adverse effect due to the increased growth of the alloy layer, voids (voids) are generated inside the alloy layer, and the influence on the bonding of wire bonding is becoming prominent and becoming a problem. Generation of this void makes it difficult to perform wire bonding under conventional conditions. Actually, after wire bonding was performed under the conditions described above and heat treatment was performed, the cross section was observed with an optical microscope in the polishing process, and it was confirmed that voids were generated on the upper part of the alloy layer. By proceeding, it has been confirmed that the connection between the fine metal wire and the bonding pad portion is electrically opened at the upper part of the alloy layer, causing a serious reliability failure.
本発明は、前記従来技術の問題を解決することに指向するものであり、ボンディングパッド部を従来の平坦な構造から意図的に金属細線と接合される部位を削り、金属細線とボンディングパッド部間の合金層の成長を妨げて、ボイドによって接合された部位が電気的に開放状態となることを防止する半導体装置の製造方法および製造装置を提供することを目的とする。 The present invention is directed to solving the above-described problems of the prior art, and the bonding pad portion is intentionally cut from a conventional flat structure to a portion where the thin metal wire is bonded to the thin metal wire and the bonding pad portion. An object of the present invention is to provide a semiconductor device manufacturing method and a manufacturing apparatus that prevent growth of the alloy layer and prevent a portion bonded by a void from being electrically opened.
前記の目的を達成するために、本発明に係る半導体装置の製造方法および製造装置は、半導体素子のボンディングパッド部と電気的に接続されるパッケージのリード部と接続する金属細線が第1の貫通孔を通り、その先端部分のボール部とボンディングパッド部とを接続するボンディングツールにおいて、金属細線とボンディングパッド部とを接続するボンディングツールの金属細線を挿入する第1の貫通孔を垂線として、ボンディングパッド部上の垂線との交点を頂点とした任意の円錐面に設けた第2の貫通孔より、金属細線の先端に形成されたボール部とボンディングパッド部が接触する直前に、ボンディングパッド部のボール部と接触する部分へ弾性部材により針状の突起物を突出しボンディングパッド部に凹凸面を形成することを特徴とする。 In order to achieve the above object, in a method and an apparatus for manufacturing a semiconductor device according to the present invention, a thin metal wire connected to a lead portion of a package electrically connected to a bonding pad portion of a semiconductor element is first penetrated. In a bonding tool that passes through a hole and connects the ball part at the tip and the bonding pad part, the first through hole for inserting the metal fine line of the bonding tool that connects the metal fine line and the bonding pad part is used as a perpendicular. Immediately before the ball pad formed at the tip of the fine metal wire comes into contact with the bonding pad portion from the second through-hole provided in an arbitrary conical surface having the intersection with the perpendicular line on the pad portion as a vertex, the bonding pad portion A needle-like protrusion is projected by an elastic member to the part that comes into contact with the ball part, and an uneven surface is formed on the bonding pad part. To.
このように、本発明による半導体装置の製造方法および製造装置では、ボンディングツールの第1の貫通孔を通った金属細線の先端のボール部とボンディングパッド部を接触して接続する直前に、第2の貫通孔から突出した針状の突起物によりボンディングパッド部表面を傷を付けることで部分的に除去して、接続に必要な一部分に不均一な合金層の状態を形成させ、合金層に発生したボイドによる影響をなくすことができる。 As described above, in the method and apparatus for manufacturing a semiconductor device according to the present invention, the second portion immediately before the ball portion and the bonding pad portion at the tip of the thin metal wire passing through the first through hole of the bonding tool are brought into contact with each other and connected. The surface of the bonding pad is partially removed by scratching the surface of the bonding pad with the needle-like protrusions protruding from the through-holes, forming a non-uniform alloy layer in the part necessary for connection, and occurring in the alloy layer It is possible to eliminate the influence of the voids.
本発明によれば、ボンディングツールのキャピラリを下降させてボンディングパッド部上にボール部を接触させながら超音波や熱を加え、さらにキャピラリをボール部に対し押し付けながら接続する際、意図的にボンディングパッド部のボール部との接合部分の表面を一部削って凹凸パターンの表面として、その結果、金属細線とボンディングパッド部の接合部分の合金層の状態を不均一に成長させて、これにより発生したボイドの成長を抑えて接合部分が電気的に開放状態となる不良を防ぐことができるという効果を奏する。 According to the present invention, when bonding is performed intentionally when a capillary of a bonding tool is lowered and ultrasonic waves and heat are applied while bringing the ball portion into contact with the bonding pad portion, and further the capillary is pressed against the ball portion. Part of the surface of the joint part with the ball part of the part is scraped to form the surface of the concavo-convex pattern, and as a result, the state of the alloy layer in the joint part of the metal fine wire and the bonding pad part grows unevenly, which is caused by this There is an effect that it is possible to prevent a defect in which the joint portion is electrically opened by suppressing the growth of the void.
以下、図面を参照して本発明における実施の形態を詳細に説明する。 Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings.
図1は本発明の実施の形態における半導体装置の製造方法に用いる金属細線とボンディングパッド部のワイヤーボンディング接続を説明する図である。ここで、前記従来例を示す図2において説明した構成部材に対応し実質的に同等の機能を有するものには同一の符号を付してこれを示す。 FIG. 1 is a view for explaining wire bonding connection between a fine metal wire and a bonding pad used in a method for manufacturing a semiconductor device according to an embodiment of the present invention. Here, components corresponding to the components described in FIG. 2 showing the conventional example and having substantially the same functions are denoted by the same reference numerals.
図1(a)は本実施の形態におけるワイヤーボンディングに用いるキャピラリと呼ばれるボンディングツールとボンディングパッド部の断面図、(b)はキャピラリをボンディングパッド部側から見た図である。 FIG. 1A is a cross-sectional view of a bonding tool called a capillary used for wire bonding in this embodiment and a bonding pad portion, and FIG. 1B is a view of the capillary as seen from the bonding pad portion side.
図1(a)に示すように本実施の形態のキャピラリ5は、従来と同様に金属細線2が通る第1の貫通孔3を有しているが、それ以外に第2の貫通孔6を有していることが特徴である。本実施の形態では従来の装置に具備されたキャピラリ5を下降させてボンディングパッド部1上にボール部4を接触させながら超音波や熱を加え、さらにキャピラリ5をボール部4に対し押し付けながら接着する間際に、第2の貫通孔6から金属でできた針状突起物7を突出させボンディングパッド部1の表面層の接合に必要な部分を一部削って、これにより接合の際にできる合金層を不均一に成長をさせることができる。
As shown in FIG. 1 (a), the capillary 5 of the present embodiment has a first through
本実施の形態の図1(a)に示すように、第2の貫通孔6の中心線上に金属細線2の先に形成されたボール部4とボンディングパッド部1上の交点があるため、接合される部位に必然的に接触することが可能となる。このような形態にすることによりワイヤーボンディングを実施した際に針状突起物7により形成したボンディングパッド部1の表面上の針跡傷により、合金層のできる状態が不均一になり、ボイドが発生した状態であってもボイドの成長によってボイド同士がつながり合金層部分において電気的な開放状態に至ることをなくすことができる。
As shown in FIG. 1A of the present embodiment, there is an intersection point on the bonding pad portion 1 and the
以上のことから、キャピラリ5の第2の貫通孔6に金属でできた針状突起物7を配設し、螺旋状の弾性部材(例えば、コイルバネ等)(図示せず)により突出することによって、従来、平面であったボンディングパッド部1の面に凹凸パターンが形成されたボンディングパッド部1の表面構造ができ、該当する金属細線2とボンディングパッド部1の接合における合金層の成長を不均一な状態にでき、発生したボイドの成長によって金属細線2とボンディングパッド部1との接続が電気的な開放状態となる不良を防止することができる。
From the above, the needle-
なお、突出した針状突起物7はボンディングパッド部1上に凹凸パターンを形成した後は第2の貫通孔6内に回収され、その後、ボンディングパッド部1上の凹凸パターン形成部分にボール部4との接合による合金層が形成される。
The protruding needle-
本発明に係る半導体装置の製造方法および製造装置は、金属細線とボンディングパッド部の接合部分の合金層の状態を不均一に成長させて、発生したボイドによる影響をなくし接合部分が電気的に開放状態となる不良を防ぐことができ、半導体装置を製造する組立工程のボンディングパッド部表面層と半導体素子を収納するパッケージのリード部とを金属細線で接続するワイヤーボンディングに用いて有用である。 The method and apparatus for manufacturing a semiconductor device according to the present invention grows the state of the alloy layer in the joint portion between the fine metal wire and the bonding pad portion unevenly, eliminates the influence of the generated void, and electrically opens the joint portion. It can be used for wire bonding in which a bonding pad portion surface layer in an assembly process for manufacturing a semiconductor device and a lead portion of a package containing a semiconductor element are connected by a thin metal wire.
1 ボンディングパッド部
2 金属細線
3 第1の貫通孔
4 ボール部
5 キャピラリ
6 第2の貫通孔
7 針状突起物
8 保護膜
9 第1層間絶縁膜
10 第2層間絶縁膜
DESCRIPTION OF SYMBOLS 1 Bonding pad part 2 Metal
Claims (4)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004207096A JP2006032532A (en) | 2004-07-14 | 2004-07-14 | Manufacturing method of semiconductor device and manufacturing apparatus thereof |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2004207096A JP2006032532A (en) | 2004-07-14 | 2004-07-14 | Manufacturing method of semiconductor device and manufacturing apparatus thereof |
Publications (1)
Publication Number | Publication Date |
---|---|
JP2006032532A true JP2006032532A (en) | 2006-02-02 |
Family
ID=35898538
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004207096A Pending JP2006032532A (en) | 2004-07-14 | 2004-07-14 | Manufacturing method of semiconductor device and manufacturing apparatus thereof |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2006032532A (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111447740A (en) * | 2019-01-17 | 2020-07-24 | 日本特殊陶业株式会社 | Package with a metal layer |
-
2004
- 2004-07-14 JP JP2004207096A patent/JP2006032532A/en active Pending
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN111447740A (en) * | 2019-01-17 | 2020-07-24 | 日本特殊陶业株式会社 | Package with a metal layer |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2004088005A (en) | Capillary for wire bonding and wire-bonding method using same | |
JP2735022B2 (en) | Bump manufacturing method | |
US7597231B2 (en) | Wire bonding capillary tool having multiple outer steps | |
JPH03183139A (en) | Method for wire bonding | |
JP2005159267A (en) | Semiconductor and wire bonding method | |
JPH1064941A (en) | Capillary for wire bonding device | |
JPH05226408A (en) | Tab integrated circuit | |
JP2006032532A (en) | Manufacturing method of semiconductor device and manufacturing apparatus thereof | |
JP2000183263A (en) | Manufacture of semiconductor package | |
JP2005197488A (en) | Projection electrode, bonding capillary and semiconductor chip | |
JPH06283564A (en) | Wire bonding method | |
JPH05267385A (en) | Wire bonding apparatus | |
JPH11288960A (en) | Wire-bonding connection and tool for bonding surface removal removal | |
JP2003282629A (en) | Ultrasonic flip chip mounting method | |
JP2005302941A (en) | Manufacturing method of semiconductor device | |
JP2009054950A (en) | Bump forming method | |
JP2006351846A (en) | Semiconductor device and its manufacturing method | |
JPS6178128A (en) | Bonding tool for manufacture of semiconductor device | |
JP2008066370A (en) | Wire bonding method | |
JP2006278454A (en) | Method of forming stud bump | |
JPH07263477A (en) | Capillary for connecting coated bonding fine wire | |
KR100715978B1 (en) | Wire bonding capillary with a device for producing spark | |
JPH10199913A (en) | Wire-bonding method | |
JPH11307571A (en) | Structure and method of wire bonding | |
JPH11186316A (en) | Device and method of wire bonding, and lead frame |