JP2005535265A - 集積回路用のクロック・ジェネレータ - Google Patents
集積回路用のクロック・ジェネレータ Download PDFInfo
- Publication number
- JP2005535265A JP2005535265A JP2004530065A JP2004530065A JP2005535265A JP 2005535265 A JP2005535265 A JP 2005535265A JP 2004530065 A JP2004530065 A JP 2004530065A JP 2004530065 A JP2004530065 A JP 2004530065A JP 2005535265 A JP2005535265 A JP 2005535265A
- Authority
- JP
- Japan
- Prior art keywords
- clock generator
- clock
- capacitance
- integrated circuit
- current source
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1206—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device using multiple transistors for amplification
- H03B5/1212—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device using multiple transistors for amplification the amplifier comprising a pair of transistors, wherein an output terminal of each being connected to an input terminal of the other, e.g. a cross coupled pair
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
- G06F1/04—Generating or distributing clock signals or signals derived directly therefrom
- G06F1/08—Clock generators with changeable or programmable clock frequency
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03B—GENERATION OF OSCILLATIONS, DIRECTLY OR BY FREQUENCY-CHANGING, BY CIRCUITS EMPLOYING ACTIVE ELEMENTS WHICH OPERATE IN A NON-SWITCHING MANNER; GENERATION OF NOISE BY SUCH CIRCUITS
- H03B5/00—Generation of oscillations using amplifier with regenerative feedback from output to input
- H03B5/08—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance
- H03B5/12—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device
- H03B5/1228—Generation of oscillations using amplifier with regenerative feedback from output to input with frequency-determining element comprising lumped inductance and capacitance active element in amplifier being semiconductor device the amplifier comprising one or more field effect transistors
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K3/00—Circuits for generating electric pulses; Monostable, bistable or multistable circuits
- H03K3/02—Generators characterised by the type of circuit or by the means used for producing pulses
- H03K3/353—Generators characterised by the type of circuit or by the means used for producing pulses by the use, as active elements, of field-effect transistors with internal or external positive feedback
- H03K3/354—Astable circuits
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Semiconductor Integrated Circuits (AREA)
- Dc-Dc Converters (AREA)
- Control Of Electrical Variables (AREA)
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Manipulation Of Pulses (AREA)
Abstract
【解決手段】インダクタは、電流源と反転スイッチの間に接続される。スイッチの出力は、クロック駆動される回路の少なくとも一部分に中間のバッファリングなしで直接結合されるほぼ正弦波の信号である。好ましい実施形態では、クロック・ジェネレータは、1対のクロス・カップル型MOSFET、1対のソリッド・ステート・オンチップ・インダクタ、および電流源を含むデュアル位相設計である。各オンチップ・インダクタは、電流源と一方のMOSFETのドレインとの間に接続される。クロック・ジェネレータの出力は、ダイ上にあるクロック駆動される回路の少なくとも一部分のクロック入力部に直接供給される。この実施形態では、クロック・ジェネレータの出力信号の周波数は、誘導要素のインダクタンスおよびクロック駆動される回路のキャパシタンスによってほぼ決まる。この設計は、クロック・ジェネレータ自体に別個のコンデンサ素子を組み込む必要性をなくし、電力の大部分をジェネレータの誘導要素と負荷の容量要素との間で往復させ、それにより電流源が供給する必要のある電力が低減されたクロック・ジェネレータをもたらす。
Description
Claims (19)
- 負荷キャパシタンスを有しクロック駆動されるロジックと、
クロック駆動される前記ロジックに提供されるクロック信号を生成するように構成され、電流源に接続された誘導要素を含み、前記誘導要素が、クロック駆動される前記ロジックに直接接続されたノードを含み、前記クロック信号の周波数が前記負荷キャパシタンスに依存するように構成されているクロック・ジェネレータ回路とを備える、集積回路デバイス。 - 前記クロック・ジェネレータ回路が、前記負荷キャパシタンスと並列な、設計に組み込んだ容量要素を含み、前記クロック信号の周波数が、前記負荷キャパシタンスと、設計に組み込んだ前記容量要素のキャパシタンスとの関数になっている、請求項1に記載の集積回路デバイス。
- 設計に組み込んだ前記容量要素のキャパシタンスが制御可能に変更可能である、請求項2に記載の集積回路デバイス。
- 設計に組み込んだ前記容量要素のキャパシタンスが、前記負荷キャパシタンスの変化を相殺するように制御される、請求項3に記載の集積回路デバイス。
- 前記電流源に接続された第2の誘導要素をさらに備え、前記第2の誘導要素のノードが第2の出力信号を運ぶ第2の出力端子に接続され、前記第2の出力端子がクロック駆動される前記ロジックに直接接続される、請求項1に記載の集積回路デバイス。
- グラウンドと前記第1および第2の出力端子それぞれとの間に接続された1対のクロス・カップル型トランジスタをさらに備え、前記第1の出力信号が前記クロス・カップル型トランジスタの第2のトランジスタのゲートを駆動し、前記第2の出力信号が前記クロス・カップル型トランジスタの第1のトランジスタのゲートを駆動し、前記第1および第2の出力信号が互いに異なる位相である、請求項5に記載の集積回路デバイス。
- 前記第1および第2の出力信号が180度異なる位相である、請求項6に記載の集積回路デバイス。
- 前記第1および第2の誘導要素が、前記半導体デバイスの金属層にある単一の「S」字型導電性要素として実装される、請求項5に記載の集積回路デバイス。
- 前記電流源が、電源と前記誘導要素との間に接続された、バイアスされたpチャネル・トランジスタを備える、請求項1に記載の集積回路デバイス。
- 特徴的な負荷キャパシタンスを有するクロック駆動されるロジックを備えた集積回路デバイス用のクロック・ジェネレータであって、クロック駆動される前記ロジックに提供されるクロック信号を生成するように構成され、さらに電流源に接続された誘導要素を含み、前記誘導要素がクロック駆動される前記ロジックに直接接続されたノードを含み、前記クロック信号の周波数が前記負荷キャパシタンスに依存するように構成されている、クロック・ジェネレータ。
- 前記クロック・ジェネレータ回路が、前記負荷キャパシタンスと並列な、設計に組み込んだ容量要素を含み、前記クロック信号の周波数が、前記負荷キャパシタンスと、設計に組み込んだ前記容量要素のキャパシタンスとの関数になっている、請求項10に記載のクロック・ジェネレータ。
- 設計に組み込んだ前記容量要素のキャパシタンスが制御可能に変更可能である、請求項11に記載のクロック・ジェネレータ。
- 設計に組み込んだ前記容量要素のキャパシタンスが、前記負荷キャパシタンスの変化を相殺するように制御される、請求項12に記載のクロック・ジェネレータ。
- 前記電流源と第2の出力信号を運ぶ第2の出力端子との間に接続された第2の誘導要素をさらに備え、前記第2の出力端子がクロック駆動される前記ロジックに直接接続される、請求項10に記載のクロック・ジェネレータ。
- グラウンドと前記第1および第2の出力端子それぞれとの間に接続された1対のクロス・カップル型トランジスタをさらに備え、前記第1の出力信号が前記クロス・カップル型トランジスタの第2のトランジスタのゲートを駆動し、前記第2の出力信号が前記クロス・カップル型トランジスタの第1のトランジスタのゲートを駆動し、前記第1および第2の出力信号が互いに異なる位相である、請求項14に記載のクロック・ジェネレータ。
- 前記第1および第2の出力信号が180度異なる位相である、請求項15に記載のクロック・ジェネレータ。
- 前記第1および第2の誘導要素が、前記半導体デバイスの金属層にある単一の「S」字型導電性要素として実装される、請求項14に記載のクロック・ジェネレータ。
- 前記電流源が、電源と前記誘導要素との間に接続された、バイアスされたpチャネル・トランジスタを備える、請求項10に記載のクロック・ジェネレータ。
- 前記出力信号の周波数が1ギガ・ヘルツを上回る、請求項10に記載のクロック・ジェネレータ。
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US10/216,618 US6650163B1 (en) | 2002-08-08 | 2002-08-08 | Clock generator for integrated circuit |
PCT/EP2003/008486 WO2004019192A2 (en) | 2002-08-08 | 2003-07-10 | Clock generator for integrated circuit |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2005535265A true JP2005535265A (ja) | 2005-11-17 |
JP4034781B2 JP4034781B2 (ja) | 2008-01-16 |
Family
ID=29420064
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2004530065A Expired - Lifetime JP4034781B2 (ja) | 2002-08-08 | 2003-07-10 | 集積回路用のクロック・ジェネレータ |
Country Status (9)
Country | Link |
---|---|
US (1) | US6650163B1 (ja) |
EP (1) | EP1537467B1 (ja) |
JP (1) | JP4034781B2 (ja) |
KR (1) | KR20050083596A (ja) |
CN (1) | CN1316328C (ja) |
AT (1) | ATE384290T1 (ja) |
AU (1) | AU2003250200A1 (ja) |
DE (1) | DE60318724T2 (ja) |
WO (1) | WO2004019192A2 (ja) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011199590A (ja) * | 2010-03-19 | 2011-10-06 | Fujitsu Ltd | 多相クロック生成回路 |
Families Citing this family (14)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7158596B2 (en) * | 2002-08-14 | 2007-01-02 | Standard Microsystems Corp. | Communication system and method for sending and receiving data at a higher or lower sample rate than a network frame rate using a phase locked loop |
US7237217B2 (en) * | 2003-11-24 | 2007-06-26 | International Business Machines Corporation | Resonant tree driven clock distribution grid |
US7202762B2 (en) * | 2004-06-09 | 2007-04-10 | Raytheon Company | Q enhancement circuit and method |
US7126403B2 (en) * | 2004-11-01 | 2006-10-24 | Analog Devices, Inc. | LC tank clock driver with automatic tuning |
JP4404756B2 (ja) * | 2004-12-07 | 2010-01-27 | Okiセミコンダクタ株式会社 | 半導体集積回路 |
US7400169B2 (en) * | 2006-08-22 | 2008-07-15 | Broadcom Corporation | Inductor-tuned buffer circuit with improved modeling and design |
US7906995B2 (en) * | 2009-02-26 | 2011-03-15 | Texas Instruments Incorporated | Clock buffer |
US8320141B2 (en) * | 2009-08-05 | 2012-11-27 | Apple Inc. | High-efficiency, switched-capacitor power conversion using a resonant clocking circuit to produce gate drive signals for switching capacitors |
US8933665B2 (en) | 2009-08-05 | 2015-01-13 | Apple Inc. | Balancing voltages between battery banks |
US8541999B2 (en) * | 2009-08-05 | 2013-09-24 | Apple Inc. | Controlling power loss in a switched-capacitor power converter |
US8085103B2 (en) * | 2009-08-05 | 2011-12-27 | Apple Inc. | Resonant oscillator circuit with reduced startup transients |
US8710936B2 (en) | 2009-08-05 | 2014-04-29 | Apple Inc. | Resonant oscillator with start up and shut down circuitry |
DE102020130542A1 (de) * | 2020-01-17 | 2021-07-22 | Taiwan Semiconductor Manufacturing Co., Ltd. | Taktsteuerschaltung und verfahren zu deren betrieb |
CN114997087B (zh) * | 2022-08-03 | 2022-10-25 | 飞腾信息技术有限公司 | 一种时钟树的优化方法、优化装置和相关设备 |
Family Cites Families (10)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5559478A (en) * | 1995-07-17 | 1996-09-24 | University Of Southern California | Highly efficient, complementary, resonant pulse generation |
DE19548629C1 (de) * | 1995-12-23 | 1997-07-24 | Itt Ind Gmbh Deutsche | Komplementäres Taktsystem |
US5920235A (en) * | 1997-06-25 | 1999-07-06 | Northern Telecom Limited | Voltage controlled oscillator integrated circuit |
US6462623B1 (en) * | 1999-05-19 | 2002-10-08 | Parthus Ireland Limited | Method and apparatus for PLL with improved jitter performance |
DE60034581T2 (de) * | 1999-09-15 | 2008-01-31 | Thomson Licensing | Multi-takt ic mit taktgenerator mit bidirektionneller taktanschlussanordnung |
US7555263B1 (en) * | 1999-10-21 | 2009-06-30 | Broadcom Corporation | Adaptive radio transceiver |
US6340899B1 (en) * | 2000-02-24 | 2002-01-22 | Broadcom Corporation | Current-controlled CMOS circuits with inductive broadbanding |
US6396316B1 (en) * | 2000-09-21 | 2002-05-28 | Sun Microsystems, Inc. | Clock buffer with LC circuit for jitter reduction |
US6437653B1 (en) * | 2000-09-28 | 2002-08-20 | Sun Microsystems, Inc. | Method and apparatus for providing a variable inductor on a semiconductor chip |
US6469587B2 (en) * | 2000-12-04 | 2002-10-22 | Agere Systems Guardian Corp. | Differential LC voltage-controlled oscillator |
-
2002
- 2002-08-08 US US10/216,618 patent/US6650163B1/en not_active Expired - Lifetime
-
2003
- 2003-07-10 JP JP2004530065A patent/JP4034781B2/ja not_active Expired - Lifetime
- 2003-07-10 CN CNB038188333A patent/CN1316328C/zh not_active Expired - Lifetime
- 2003-07-10 AU AU2003250200A patent/AU2003250200A1/en not_active Abandoned
- 2003-07-10 DE DE60318724T patent/DE60318724T2/de not_active Expired - Lifetime
- 2003-07-10 EP EP03792239A patent/EP1537467B1/en not_active Expired - Lifetime
- 2003-07-10 WO PCT/EP2003/008486 patent/WO2004019192A2/en active IP Right Grant
- 2003-07-10 KR KR1020057000415A patent/KR20050083596A/ko not_active Application Discontinuation
- 2003-07-10 AT AT03792239T patent/ATE384290T1/de not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP2011199590A (ja) * | 2010-03-19 | 2011-10-06 | Fujitsu Ltd | 多相クロック生成回路 |
Also Published As
Publication number | Publication date |
---|---|
EP1537467B1 (en) | 2008-01-16 |
AU2003250200A8 (en) | 2004-03-11 |
ATE384290T1 (de) | 2008-02-15 |
CN1675610A (zh) | 2005-09-28 |
EP1537467A2 (en) | 2005-06-08 |
JP4034781B2 (ja) | 2008-01-16 |
AU2003250200A1 (en) | 2004-03-11 |
DE60318724T2 (de) | 2009-01-02 |
CN1316328C (zh) | 2007-05-16 |
WO2004019192A2 (en) | 2004-03-04 |
US6650163B1 (en) | 2003-11-18 |
WO2004019192A3 (en) | 2004-09-10 |
DE60318724D1 (ja) | 2008-03-06 |
KR20050083596A (ko) | 2005-08-26 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP4034781B2 (ja) | 集積回路用のクロック・ジェネレータ | |
US7948263B2 (en) | Power gating circuit and integrated circuit including same | |
US8102216B1 (en) | Voltage controlled oscillator having reduced phase noise | |
US10804847B2 (en) | Harmonic trap for voltage-controlled oscillator noise reduction | |
US8704576B1 (en) | Variable resistance switch for wide bandwidth resonant global clock distribution | |
US9058130B2 (en) | Tunable sector buffer for wide bandwidth resonant global clock distribution | |
US20050237096A1 (en) | Flipflop | |
US10411649B2 (en) | Low-power crystal oscillator operating in class B with positive feedback and a step-down voltage regulator | |
CN110336558B (zh) | 振荡电路和集成电路 | |
Jayaram et al. | A 10-MHz CMOS-based ring oscillator with low power consumption for on-chip IC applications | |
US9054682B2 (en) | Wide bandwidth resonant global clock distribution | |
Sung et al. | A novel CMOS double-edge triggered flip-flop for low-power applications | |
US8742817B2 (en) | Controlling impedance of a switch using high impedance voltage sources to provide more efficient clocking | |
Lee et al. | A true single-phase clocked flip-flop with leakage current compensation | |
US11757406B2 (en) | Oscillator circuit | |
CN114567292B (zh) | 静态锁存器以及包括静态锁存器的处理器和计算装置 | |
Pedram et al. | Analysis of power-clocked CMOS with application to the design of energy-recovery circuits | |
Challagundla et al. | Design automation of series resonance clocking in 14-nm FinFETs | |
Jang et al. | Jitter in deep sub-micron interconnect | |
US20230196960A1 (en) | Resonant clocking employing resonance at fundamental and harmonic frequencies | |
JPH1197627A (ja) | 半導体集積回路およびそれを用いた電子装置 | |
Challagundla | Power and Skew Reduction Using Resonance Energy Recycling in FinFET based Wideband Clock Networks | |
Dabas et al. | A low power varactor based digitally controlled oscillator design in 180 nm CMOS technology | |
Fahim | Clock Partitioning and Skew Control | |
Zhang | Research on low power technology by ac power supply circuits |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050405 |
|
A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20061117 |
|
A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20061212 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20070309 Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070309 |
|
RD12 | Notification of acceptance of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7432 Effective date: 20070309 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20070312 |
|
A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070607 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20070821 Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070821 |
|
A911 | Transfer to examiner for re-examination before appeal (zenchi) |
Free format text: JAPANESE INTERMEDIATE CODE: A911 Effective date: 20070927 |
|
TRDD | Decision of grant or rejection written | ||
A01 | Written decision to grant a patent or to grant a registration (utility model) |
Free format text: JAPANESE INTERMEDIATE CODE: A01 Effective date: 20071018 |
|
A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A821 Effective date: 20071018 |
|
RD14 | Notification of resignation of power of sub attorney |
Free format text: JAPANESE INTERMEDIATE CODE: A7434 Effective date: 20071018 |
|
A61 | First payment of annual fees (during grant procedure) |
Free format text: JAPANESE INTERMEDIATE CODE: A61 Effective date: 20071025 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20101102 Year of fee payment: 3 |
|
R150 | Certificate of patent or registration of utility model |
Ref document number: 4034781 Country of ref document: JP Free format text: JAPANESE INTERMEDIATE CODE: R150 Free format text: JAPANESE INTERMEDIATE CODE: R150 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20111102 Year of fee payment: 4 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121102 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20121102 Year of fee payment: 5 |
|
FPAY | Renewal fee payment (event date is renewal date of database) |
Free format text: PAYMENT UNTIL: 20131102 Year of fee payment: 6 |
|
EXPY | Cancellation because of completion of term |