JP2005505855A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2005505855A5 JP2005505855A5 JP2003536899A JP2003536899A JP2005505855A5 JP 2005505855 A5 JP2005505855 A5 JP 2005505855A5 JP 2003536899 A JP2003536899 A JP 2003536899A JP 2003536899 A JP2003536899 A JP 2003536899A JP 2005505855 A5 JP2005505855 A5 JP 2005505855A5
- Authority
- JP
- Japan
- Prior art keywords
- command
- communication path
- unit
- input
- transmission
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000005540 biological transmission Effects 0.000 claims 16
- 230000002093 peripheral effect Effects 0.000 claims 16
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US09/978,349 US6807599B2 (en) | 2001-10-15 | 2001-10-15 | Computer system I/O node for connection serially in a chain to a host |
| PCT/US2002/025278 WO2003034239A1 (en) | 2001-10-15 | 2002-08-09 | Computer system i/o node |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2005505855A JP2005505855A (ja) | 2005-02-24 |
| JP2005505855A5 true JP2005505855A5 (enExample) | 2006-01-05 |
| JP4391819B2 JP4391819B2 (ja) | 2009-12-24 |
Family
ID=25526005
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003536899A Expired - Lifetime JP4391819B2 (ja) | 2001-10-15 | 2002-08-09 | コンピュータ・システムの入出力ノード |
Country Status (8)
| Country | Link |
|---|---|
| US (1) | US6807599B2 (enExample) |
| EP (1) | EP1444587B1 (enExample) |
| JP (1) | JP4391819B2 (enExample) |
| KR (1) | KR100968250B1 (enExample) |
| CN (1) | CN1307568C (enExample) |
| DE (1) | DE60226167T2 (enExample) |
| TW (1) | TW588250B (enExample) |
| WO (1) | WO2003034239A1 (enExample) |
Families Citing this family (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6834319B1 (en) * | 2002-03-21 | 2004-12-21 | Advanced Micro Devices, Inc. | Tunnel device for an input/output node of a computer system |
| US7315912B2 (en) * | 2004-04-01 | 2008-01-01 | Nvidia Corporation | Deadlock avoidance in a bus fabric |
| US7430622B1 (en) * | 2005-01-18 | 2008-09-30 | Advanced Micro Devices, Inc. | Extended fairness arbitration for chains of point-to -point devices having multiple virtual channels |
| US8223650B2 (en) | 2008-04-02 | 2012-07-17 | Intel Corporation | Express virtual channels in a packet switched on-chip interconnection network |
| US8392667B2 (en) * | 2008-12-12 | 2013-03-05 | Nvidia Corporation | Deadlock avoidance by marking CPU traffic as special |
| US8225052B2 (en) | 2009-06-03 | 2012-07-17 | Micron Technology, Inc. | Methods for controlling host memory access with memory devices and systems |
| US8549202B2 (en) | 2010-08-04 | 2013-10-01 | International Business Machines Corporation | Interrupt source controller with scalable state structures |
| US20120036302A1 (en) | 2010-08-04 | 2012-02-09 | International Business Machines Corporation | Determination of one or more partitionable endpoints affected by an i/o message |
| US9336029B2 (en) | 2010-08-04 | 2016-05-10 | International Business Machines Corporation | Determination via an indexed structure of one or more partitionable endpoints affected by an I/O message |
| US8495271B2 (en) * | 2010-08-04 | 2013-07-23 | International Business Machines Corporation | Injection of I/O messages |
| US9824058B2 (en) * | 2014-11-14 | 2017-11-21 | Cavium, Inc. | Bypass FIFO for multiple virtual channels |
| US11734155B2 (en) * | 2021-07-22 | 2023-08-22 | Disney Enterprises, Inc. | Fully traceable and intermediately deterministic rule configuration and assessment framework |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5751951A (en) | 1995-10-30 | 1998-05-12 | Mitsubishi Electric Information Technology Center America, Inc. | Network interface |
| US5809328A (en) | 1995-12-21 | 1998-09-15 | Unisys Corp. | Apparatus for fibre channel transmission having interface logic, buffer memory, multiplexor/control device, fibre channel controller, gigabit link module, microprocessor, and bus control device |
| US6278532B1 (en) | 1996-12-20 | 2001-08-21 | Link2It | Apparatus and method for reception and transmission of information using different protocols |
| JP2970596B2 (ja) | 1997-06-10 | 1999-11-02 | 日本電気株式会社 | Ａｔｍ通信装置 |
| JPH1185345A (ja) | 1997-09-02 | 1999-03-30 | Toshiba Corp | 入出力インターフェース回路及び半導体システム |
| US6005849A (en) * | 1997-09-24 | 1999-12-21 | Emulex Corporation | Full-duplex communication processor which can be used for fibre channel frames |
| JPH11143847A (ja) * | 1997-11-10 | 1999-05-28 | Fujitsu Ltd | データ処理装置 |
| US6691185B2 (en) * | 2001-07-13 | 2004-02-10 | Sun Microsystems, Inc. | Apparatus for merging a plurality of data streams into a single data stream |
| US6697890B1 (en) * | 2001-12-27 | 2004-02-24 | Advanced Micro Devices, Inc. | I/O node for a computer system including an integrated I/O interface |
-
2001
- 2001-10-15 US US09/978,349 patent/US6807599B2/en not_active Expired - Lifetime
-
2002
- 2002-08-09 DE DE60226167T patent/DE60226167T2/de not_active Expired - Lifetime
- 2002-08-09 JP JP2003536899A patent/JP4391819B2/ja not_active Expired - Lifetime
- 2002-08-09 WO PCT/US2002/025278 patent/WO2003034239A1/en not_active Ceased
- 2002-08-09 CN CNB028199618A patent/CN1307568C/zh not_active Expired - Lifetime
- 2002-08-09 EP EP02801620A patent/EP1444587B1/en not_active Expired - Lifetime
- 2002-08-09 KR KR1020047005560A patent/KR100968250B1/ko not_active Expired - Lifetime
- 2002-10-04 TW TW091122965A patent/TW588250B/zh not_active IP Right Cessation
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2005505855A5 (enExample) | ||
| JP4035532B2 (ja) | 可変幅リンクを実施する方法および装置 | |
| US6996650B2 (en) | Method and apparatus for implementing multiple configurable sub-busses of a point-to-point bus | |
| US7908422B2 (en) | System and method for a distributed crossbar network using a plurality of crossbars | |
| JP2013048413A (ja) | 拡張可能なネットワーク・オン・チップ | |
| KR100569750B1 (ko) | 재구성가능 프로세서를 위한 방법 및 장치 | |
| WO2006115896A3 (en) | Interconnection system | |
| AU2003207847A1 (en) | Network data storage-related operations | |
| EP1132822A3 (en) | A communication node with a first bus configuration for arbitration and a second bus configuration for data transfer | |
| AU2003280403A1 (en) | Processing system with interspersed processors and communication elements | |
| WO2003023602A1 (en) | Data processing system and control method thereof | |
| CN104298633A (zh) | 经高速串行链路的配置 | |
| WO2005041053A3 (en) | Processor surrogate for use in multiprocessor systems and multiprocessor system using same | |
| JP4154124B2 (ja) | 並列プロセッサシステム | |
| Kim et al. | High-speed Communication Network for Controls with the Application on the Exoskeleton | |
| JP2005518753A (ja) | チャネル結合（ｃｈａｎｎｅｌｂｏｎｄｉｎｇ）制御論理アーキテクチャ | |
| US20080002585A1 (en) | Dynamic link width modulation | |
| JPH10308937A5 (enExample) | ||
| JP5743186B2 (ja) | シリアルインタフェース回路及びシリアル通信システム | |
| CN101095123A (zh) | 一种片上系统(SoC)的微控制体系结构 | |
| CN101009542A (zh) | 一种数据网络节点设备端口的扩展装置 | |
| KR100334702B1 (ko) | 다단계 프로토콜 처리 장치 | |
| WO2003030448A3 (en) | Communications node for circuit-switched and packet-switched services | |
| JP2020109555A (ja) | 情報処理システム | |
| JPS59173821A (ja) | バス接続制御回路 |