JP2005332361A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2005332361A5 JP2005332361A5 JP2004343921A JP2004343921A JP2005332361A5 JP 2005332361 A5 JP2005332361 A5 JP 2005332361A5 JP 2004343921 A JP2004343921 A JP 2004343921A JP 2004343921 A JP2004343921 A JP 2004343921A JP 2005332361 A5 JP2005332361 A5 JP 2005332361A5
- Authority
- JP
- Japan
- Prior art keywords
- instruction
- program
- program instructions
- data path
- data processing
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
- 238000004590 computer program Methods 0.000 claims 25
- 238000000034 method Methods 0.000 claims 21
- 230000004044 response Effects 0.000 claims 9
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| GB0410986A GB2414308B (en) | 2004-05-17 | 2004-05-17 | Program instruction compression |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2005332361A JP2005332361A (ja) | 2005-12-02 |
| JP2005332361A5 true JP2005332361A5 (enExample) | 2007-02-22 |
Family
ID=32527186
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2004343921A Pending JP2005332361A (ja) | 2004-05-17 | 2004-11-29 | プログラム命令圧縮装置および方法 |
Country Status (3)
| Country | Link |
|---|---|
| US (1) | US7302552B2 (enExample) |
| JP (1) | JP2005332361A (enExample) |
| GB (1) | GB2414308B (enExample) |
Families Citing this family (24)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB2370380B (en) | 2000-12-19 | 2003-12-31 | Picochip Designs Ltd | Processor architecture |
| GB2420884B (en) * | 2004-12-03 | 2009-04-15 | Picochip Designs Ltd | Processor architecture |
| US7581082B2 (en) * | 2005-05-13 | 2009-08-25 | Texas Instruments Incorporated | Software source transfer selects instruction word sizes |
| GB2430773A (en) * | 2005-10-03 | 2007-04-04 | Advanced Risc Mach Ltd | Alignment of variable length program instructions |
| US9069547B2 (en) * | 2006-09-22 | 2015-06-30 | Intel Corporation | Instruction and logic for processing text strings |
| US20080077772A1 (en) * | 2006-09-22 | 2008-03-27 | Ronen Zohar | Method and apparatus for performing select operations |
| US7624251B2 (en) * | 2006-11-01 | 2009-11-24 | Apple Inc. | Instructions for efficiently accessing unaligned partial vectors |
| US7620797B2 (en) * | 2006-11-01 | 2009-11-17 | Apple Inc. | Instructions for efficiently accessing unaligned vectors |
| CN101398752B (zh) * | 2007-09-29 | 2011-08-31 | 国际商业机器公司 | 重叠指令存取单元和重叠指令存取方法 |
| GB2454865B (en) | 2007-11-05 | 2012-06-13 | Picochip Designs Ltd | Power control |
| US20090282220A1 (en) * | 2008-05-08 | 2009-11-12 | Mips Technologies, Inc. | Microprocessor with Compact Instruction Set Architecture |
| US20100312991A1 (en) * | 2008-05-08 | 2010-12-09 | Mips Technologies, Inc. | Microprocessor with Compact Instruction Set Architecture |
| GB2470037B (en) | 2009-05-07 | 2013-07-10 | Picochip Designs Ltd | Methods and devices for reducing interference in an uplink |
| GB2470891B (en) | 2009-06-05 | 2013-11-27 | Picochip Designs Ltd | A method and device in a communication network |
| GB2470771B (en) | 2009-06-05 | 2012-07-18 | Picochip Designs Ltd | A method and device in a communication network |
| GB2474071B (en) | 2009-10-05 | 2013-08-07 | Picochip Designs Ltd | Femtocell base station |
| GB2482869B (en) | 2010-08-16 | 2013-11-06 | Picochip Designs Ltd | Femtocell access control |
| GB2484489A (en) * | 2010-10-12 | 2012-04-18 | Advanced Risc Mach Ltd | Instruction decoder using an instruction set identifier to determine the decode rules to use. |
| GB2489716B (en) | 2011-04-05 | 2015-06-24 | Intel Corp | Multimode base system |
| GB2489919B (en) | 2011-04-05 | 2018-02-14 | Intel Corp | Filter |
| GB2491098B (en) | 2011-05-16 | 2015-05-20 | Intel Corp | Accessing a base station |
| US20160179542A1 (en) * | 2014-12-23 | 2016-06-23 | Patrick P. Lai | Instruction and logic to perform a fused single cycle increment-compare-jump |
| JP6907487B2 (ja) | 2016-09-09 | 2021-07-21 | 富士通株式会社 | 並列処理装置、並列処理装置の制御方法、及び並列処理装置に用いられる制御装置 |
| KR102688577B1 (ko) | 2016-09-19 | 2024-07-26 | 삼성전자주식회사 | 전자 장치, vliw 프로세서 및 그 제어 방법들 |
Family Cites Families (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US5057837A (en) * | 1987-04-20 | 1991-10-15 | Digital Equipment Corporation | Instruction storage method with a compressed format using a mask word |
| GB2289354B (en) * | 1994-05-03 | 1997-08-27 | Advanced Risc Mach Ltd | Multiple instruction set mapping |
| JP2931890B2 (ja) * | 1995-07-12 | 1999-08-09 | 三菱電機株式会社 | データ処理装置 |
| US5826054A (en) * | 1996-05-15 | 1998-10-20 | Philips Electronics North America Corporation | Compressed Instruction format for use in a VLIW processor |
| US5922065A (en) * | 1997-10-13 | 1999-07-13 | Institute For The Development Of Emerging Architectures, L.L.C. | Processor utilizing a template field for encoding instruction sequences in a wide-word format |
| US6101592A (en) * | 1998-12-18 | 2000-08-08 | Billions Of Operations Per Second, Inc. | Methods and apparatus for scalable instruction set architecture with dynamic compact instructions |
| JP4502532B2 (ja) * | 2001-02-23 | 2010-07-14 | 株式会社ルネサステクノロジ | データ処理装置 |
| WO2004017197A2 (en) * | 2002-08-16 | 2004-02-26 | Koninklijke Philips Electronics N.V. | Apparatus, method, and compiler enabling processing of variable length instructions in a very long instruction word processor |
| EP1546869B1 (en) * | 2002-09-24 | 2013-04-03 | Silicon Hive B.V. | Apparatus, method, and compiler enabling processing of load immediate isntructions in a very long instruction word processor |
-
2004
- 2004-05-17 GB GB0410986A patent/GB2414308B/en not_active Expired - Lifetime
- 2004-10-14 US US10/963,722 patent/US7302552B2/en not_active Expired - Lifetime
- 2004-11-29 JP JP2004343921A patent/JP2005332361A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| JP2005332361A5 (enExample) | ||
| KR101016713B1 (ko) | 데이터 처리 시스템 내의 예측 명령 | |
| JP6227621B2 (ja) | 複数の試験ソースに対するor試験及びand試験機能を提供するために命令をフュージングする方法及び装置 | |
| US9804851B2 (en) | Operand size control | |
| JPH117387A5 (enExample) | ||
| KR20130016246A (ko) | 다중 명령 세트에 의해 사용되는 레지스터 간의 매핑 | |
| WO2014197310A1 (en) | Systems and methods for preventing unauthorized stack pivoting | |
| JP2005332361A (ja) | プログラム命令圧縮装置および方法 | |
| JP5712295B2 (ja) | 次命令タイプフィールド | |
| JP2004054585A5 (enExample) | ||
| WO2012136975A1 (en) | A data processing apparatus and method for performing vector operations | |
| EP3482288A1 (en) | An apparatus and method for performing a rearrangement operation | |
| EP3329361B1 (en) | Vector operand bitsize control | |
| WO2013085491A1 (en) | System, apparatus and method for translating vector instructions | |
| JP2014510351A5 (enExample) | ||
| JP7377208B2 (ja) | データ処理 | |
| JP2009526300A (ja) | マイクロプロセッサ用の命令セット | |
| CN107851022B (zh) | 向量长度查询指令 | |
| US7234043B2 (en) | Decoding predication instructions within a superscaler data processing system | |
| US20070245120A1 (en) | Multiple microcontroller system, instruction, and instruction execution method for the same | |
| CN112181495A (zh) | 一种断言寄存器操作数指令的实现方法和装置 | |
| JP2008129667A (ja) | プログラマブルコントローラ | |
| KR20070092093A (ko) | 다중 마이크로컨트롤러 시스템, 명령어, 및 그의 명령어실행 방법 | |
| JP2002073326A (ja) | プログラム実行装置及びプログラム実行方法 | |
| JPH0333931A (ja) | データプロセツサ |