JP2005050831A - Board for mounting electronic component - Google Patents

Board for mounting electronic component Download PDF

Info

Publication number
JP2005050831A
JP2005050831A JP2003202720A JP2003202720A JP2005050831A JP 2005050831 A JP2005050831 A JP 2005050831A JP 2003202720 A JP2003202720 A JP 2003202720A JP 2003202720 A JP2003202720 A JP 2003202720A JP 2005050831 A JP2005050831 A JP 2005050831A
Authority
JP
Japan
Prior art keywords
wiring layer
electronic component
insulating substrate
frame
metal paste
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003202720A
Other languages
Japanese (ja)
Other versions
JP4227477B2 (en
Inventor
Yoshiaki Wada
美明 和田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2003202720A priority Critical patent/JP4227477B2/en
Publication of JP2005050831A publication Critical patent/JP2005050831A/en
Application granted granted Critical
Publication of JP4227477B2 publication Critical patent/JP4227477B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805—Shape
    • H01L2224/4809—Loop shape
    • H01L2224/48091—Arched
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42—Wire connectors; Manufacturing methods related thereto
    • H01L2224/47—Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48—Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481—Disposition
    • H01L2224/48151—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227—Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/1517—Multilayer substrate
    • H01L2924/15172—Fan-out arrangement of the internal vias
    • H01L2924/15174—Fan-out arrangement of the internal vias in different layers of the multilayer substrate

Landscapes

  • Structure Of Printed Boards (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To eliminate electrical disconnection of a wiring layer at a part below the lower end of the inner surface of a frame, and to electrically connect the electrode of an electronic component with an external electric circuit surely and accurately. <P>SOLUTION: A mounting part 1a of an electronic component 2 and a wiring layer 4 connected with the electrode of the electronic component 2 are formed on the upper surface of an insulating substrate 1, and a frame 5 is provided at the outer circumferential part to surround the mounting part 1a and the wiring layer 4. The wiring layer 4 is formed from the upper surface of the insulating substrate 1 through the interior thereof to the outer surface or the side face. The width and thickness at a part located below the lower end of the inner surface of the frame 5 in the insulating substrate 1 are larger than those at the remaining part. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

【０００１】
【発明の属する技術分野】
本発明は、半導体素子や圧電振動子等の電子部品を搭載するための電子部品搭載用基板に関する。
【０００２】
【従来の技術】
従来、半導体素子や圧電振動子等の電子部品を搭載するための電子部品搭載用基板は、例えばアルミナセラミックス等の電気絶縁材料から成る略四角形の絶縁基板の上面の中央部に、電子部品が搭載される搭載部および電子部品の各電極が電気的に接続される複数の配線層を被着させるとともに、絶縁基板の下面に電子部品の電極を外部電気回路基板に電気的に接続するための電極パッドを被着形成して成る。なお、配線層と電極パッドとは、絶縁基板を貫通する貫通導体により互いに電気的に接続されており、これらの配線層、電極パッドおよび貫通導体は、例えばタングステン（Ｗ）やモリブデン（Ｍｏ）等の高融点金属のメタライズ導体から形成されている。
【０００３】
そして、このような電子部品搭載用基板は、絶縁基板上面の搭載部に電子部品を搭載するとともに電子部品の電極を配線層にボンディングワイヤや導体バンプ等を介して電気的に接続した後、電子部品および複数の配線層を取り囲むように絶縁基板の上面の外周部に設けられている枠体の上面に、金属やガラス等から成る蓋体を樹脂製封止材等の封止材を介して接合することにより、内部に電子部品を気密に封止した製品としての電子装置となる。それから、この電子装置の下面等に形成された電極パッドを外部電気回路基板に半田を介して接続することによって、電子装置が外部電気回路基板に実装されるとともに電子部品の電極が外部電気回路基板に電気的に接続されることとなる。
【０００４】
なお、このような電子部品搭載用基板の絶縁基板および枠体は、例えばセラミックスから成り、以下のようにして作製される。具体的には、セラミックグリーンシートに適当な打ち抜き加工を施すとともに、配線層、貫通導体および電極パッドとなる金属ぺーストをスクリーン印刷法等の厚膜手法により所定パターンに印刷塗布または充填する。その後、これらのセラミックグリーンシートを上下に積層してなる生セラミックスの成形体を得る。しかる後、この成形体を還元雰囲気中で、約１６００℃の温度で焼成することによって製作される。
【０００５】
また、近時、半導体素子や圧電振動子等の電子部品を搭載する電子部品搭載用基板においては、電子部品の高密度、高集積化が急激に進み、電極数も大幅に増大している。それに伴って、電子部品搭載用基板の薄型化、小型化の要求は益々強くなっており、電子部品、その電極と電気的に接続する配線層、および電気的接続手段であるボンディングワイヤ等を気密に封止する内部空間も狭くなってきている。その結果、配線層の集積度が高くなり、配線層の幅が小さくなってきているため、配線層と成る金属ペーストをセラミックグリーンシートへ印刷塗布する際にかすれが発生して電気的に断線してしまうという問題点を有していた。
【０００６】
そこで、このような配線層の幅が小さく、かつ配線層の印刷塗布の際にかすれが生じても電気的な断線が発生しない信頼性の高い配線基板が提案されている（特許文献１参照）。この配線基板は、配線基板の曲がり部における配線層の幅がその両側近傍に位置する配線層の幅よりも大きく形成されているため、配線層を印刷塗布する際に曲がり部で配線層が薄くなってかすれが部分的に生じたとしても、かすれの周囲に配線層が存在しているため、電気的な断線の発生がなく、信頼性が高いものとなっている。
【０００７】
【特許文献１】
特開２００２−１５８４０９号公報
【０００８】
【発明が解決しようとする課題】
しかしながら、特許文献１に記載の配線基板の配線層は、曲がり部の配線層の幅をその両側近傍に位置する配線層の幅よりも大きく形成して、印刷時に曲がり部にかすれが部分的に生じてもかすれの周囲に残存パターンを残すことで配線層の電気的な断線の発生を防止しており、この残存パターンの幅が非常に狭くなると、絶縁基板および枠体と成るセラミックグリーンシートを上下に積層する際に、枠体内面の下端の下方に位置する部位に積層時の圧力が集中して、その部位の配線層と成る金属ペーストが引裂かれて電気的に断線し、電子部品の電極を外部電気回路に確実かつ正確に電気的に接続できないという問題点を有していた。
【０００９】
従って、本発明は上記従来の問題点に鑑みて完成されたものであり、その目的は、配線層が枠体内面の下端の下方に位置する部位で電気的に断線することがなくなり、電子部品の電極を外部電気回路に確実かつ正確に電気的に接続できるものとすることにある。
【００１０】
【課題を解決するための手段】
本発明の電子部品搭載用基板は、絶縁基板の上面に電子部品の搭載部および前記電子部品の電極が接続される配線層が形成されているとともに外周部に前記搭載部および前記配線層を取り囲むように枠体が設けられた電子部品搭載用基板であって、前記配線層は、前記絶縁基板の上面から内部を経て下面または側面にかけて形成されているとともに、前記絶縁基板の内部の部位で前記枠体の内面の下端の下方に位置する部位の幅および厚みがその残部よりも大きいことを特徴とする。
【００１１】
本発明の電子部品搭載用基板は、配線層は、絶縁基板の内部の部位で枠体の内面の下端の下方に位置する部位の幅および厚みがその残部よりも大きいことから、枠体内面の下端の下方に位置する部位の配線層において、配線層となる金属ペーストを印刷塗布した際にかすれが発生したとしても、そのかすれの部位は重ねて厚く塗布された金属ペーストによって消失し、かすれの発生がなかった部位は金属ペーストが重ねて印刷塗布されて厚みが厚くなる。これにより、枠体内面の下端の下方に位置する部位の配線層となる金属ペースト層に、絶縁基板および枠体と成るセラミックグリーンシートを上下に積層する際の圧力が集中しても、幅および厚みが大きい金属ペースト層は耐圧が大きいため引き裂かれて電気的に断線することはなく、電子部品の電極を外部電気回路に確実かつ正確に電気的に接続させることができる。
【００１２】
【発明の実施の形態】
本発明の電子部品搭載用基板について以下に詳細に説明する。図１は、本発明の電子部品搭載用基板について実施の形態の一例を示す断面図であり、図２は図１の電子部品搭載用基板の絶縁基板の上面から内部を経て下面にかけて形成された配線層を示す透視平面図である。これらの図において、１は絶縁基板、４は配線層、５は枠体、６は貫通導体、７は電極パッドであり、これらで電子部品２を搭載するための電子部品搭載用基板が主に構成される。
【００１３】
本発明における絶縁基板１は、例えば、アルミナ質焼結体（アルミナセラミックス）等の電気絶縁材料からなる四角形状等の形状で、その上面に電子部品２を搭載するための搭載部１ａを有しており、この搭載部１ａに電子部品２が搭載される。
【００１４】
絶縁基板１は、例えばアルミナセラミックスから成る場合、以下のように作製される。まず、酸化アルミニウム、酸化珪素、酸化カルシウム、酸化マグネシウム等の原料粉末に適当な有機樹脂バインダ、溶剤を添加混合して泥漿状となす。この泥漿状のペーストをドクターブレード法等によりシート状となすことにより複数枚のセラミックグリーンシート（以下、グリーンシートともいう）を得る。しかる後、これらのグリーンシートに適当な打ち抜き加工を施すとともに、配線層４、貫通導体６および電極パッド７となる金属ぺーストをスクリーン印刷法等の厚膜手法により所定パターンに印刷塗布または充填する。その後、これらのグリーンシートを上下に積層して絶縁基板１となる生セラミックスの成形体を得る。しかる後、この成形体を還元雰囲気中で、約１６００℃の温度で焼成することによって製作される。
【００１５】
絶縁基板１の上面から内部を経て下面には、電子部品２の電極が電気的に接続される配線層４が形成されており、絶縁基板１の上面の外周部には搭載部１ａおよび配線層４を取り囲むように封止用の蓋体を接合するための枠体５が設けられる。また、絶縁基板１の下面には図示しない外部電気回路基板に電気的に接続するための電極パッド７が形成されている。
【００１６】
さらに、絶縁基板１の内部には上面に露出した配線層４と下面の電極パッド７を電気的に接続するための貫通導体６を含む配線層４が設けられている。そして、この配線層４および電極パッド７は、絶縁基板１に搭載される電子部品２の各電極を外部電気回路に電気的に接続するための導電路として機能する。配線層４には電子部品２の各電極が例えばボンディングワイヤ３を介して接続され、電極パッド７は図示しない外部電気回路基板の配線導体に例えば半田等の導電性接着材を介して接続される。
【００１７】
これらの配線層４、貫通導体６および電極パッド７は、ＷやＭｏ等の高融点金属粉末に適当な有機バインダ、溶剤を添加混合して得たメタライズペーストを、絶縁基板１用のグリーンシートにスクリーン印刷法により印刷塗布し、グリーンシートとともに焼成することによって、絶縁基板１の上下面および内部に被着形成される。
【００１８】
また、配線層４および電極パッド７の露出表面には、１〜１０μｍ程度の厚みのニッケル（Ｎｉ）メッキ層および０．１〜３μｍ程度の厚みの金（Ａｕ）メッキ層が順次被着されている。このＮｉメッキ層およびＡｕメッキ層により、配線層４および電極パッド７の露出表面の酸化腐食が有効に防止されるとともに、配線層４とボンディングワイヤ３との接続や電極パッド７と半田との接続が容易かつ強固になる。
【００１９】
枠体５は絶縁基板１と同じグリーンシートに、打ちぬき金型を使用して、電子部品２の搭載部１ａや電子部品２の電極が電気的に接続される配線層４などの蓋体で気密封止される部分を打ち抜くことで、枠体５となるグリーンシートの中央部に開口部を形成する。これを絶縁基板１となるグリーンシート上に積層し、絶縁基板１となるグリーンシートと共に焼成することによって、枠体５および絶縁基板１が形成される。
【００２０】
これにより、枠体５は絶縁基板１の上面の外周部に搭載部１ａおよび配線層４を取り囲むように設けられることとなり、また配線層４は貫通導体６を介して外部の電極パッド７に接続されることとなる。
【００２１】
そして、本発明では、図３，図４の配線層４の要部拡大断面図，要部拡大平面図に示すように、枠体５内面の下端の下方に位置する部位の配線層４は、絶縁基板１の内部の部位で枠体５の内面の下端の下方に位置する部位の幅Ｗａおよび厚みＴａがその残部の幅Ｗｂ，厚みＴｂよりも大きいことから、枠体５内面の下端の下方に位置する部位の配線層４において、配線層４となる金属ペーストを印刷塗布した際にかすれが発生したとしても、そのかすれの部位は重ねて厚く塗布された金属ペーストによって消失し、かすれの発生がなかった部位は金属ペーストが重ねて印刷塗布されて厚みが厚くなる。これにより、枠体５内面の下端の下方に位置する部位の配線層４となる金属ペースト層に、絶縁基板１および枠体５と成るグリーンシートを上下に積層する際の圧力が集中しても、幅および厚みが大きい金属ペースト層は耐圧が大きいため引き裂かれて電気的に断線することはなく、電子部品２の電極を外部電気回路に確実かつ正確に電気的に接続させることができる。
【００２２】
また、配線層４の枠体５内面の下端の下方に位置する部位の幅Ｗａは、０．０５〜０．２ｍｍが好ましい。幅Ｗａが０．０５ｍｍ未満では、金属ペーストを印刷塗布する際にかすれが発生し易くなる。幅Ｗａが０．２ｍｍを超えると、配線層４の集積度が低下して絶縁基板１が大型化されることとなる。
【００２３】
また、配線層４の枠体５内面の下端の下方に位置する部位の厚みＴａは０．０１〜０．０４ｍｍが好ましい。厚みＴａが０．０１ｍｍ未満では、絶縁基板１および枠体５と成るグリーンシートを上下に積層する際の圧力がかかると、金属ペーストが容易に引き裂かれて電気的に断線することとなり易い。厚みＴａが０．０４ｍｍを超えると、グリーンシート間に隙間が発生して積層不良となり易い。
【００２４】
なお、配線層４は、枠体５内面の下端の下方に位置する部位の厚みＴａをその残部の厚みＴｂよりも厚く被着させるために、枠体５内面の下端の下方に位置する部位のグリーンシートに厚みＴｂと同じ厚みとなるように金属ペーストを印刷塗布した後、その表面に枠体５内面の下端の下方に位置する部位の厚みがＴａとなるように金属ペーストを重ねて印刷塗布する。
【００２５】
そして、枠体５内面の下端の下方に位置する部位に幅Ｗａおよび厚みＴａで形成された配線層４は、グリーンシートを上下に積層する際の積層ずれや金属ペーストを印刷塗布する際の印刷ずれが発生するため、これらの積層ずれや印刷ずれを考慮して、枠体５内面の下端の下方に位置する部位の長さＬａを枠体５内面の下端の延長線で等分されるようにするとともに、長さＬａを０．１ｍｍ以上とするのが好ましい。これにより、枠体５内面の下端の下方に位置する部位の幅Ｗａおよび厚みＴａで形成された配線層４は、積層ずれや印刷ずれが発生したとしても、枠体５内面の下端の下方に位置する部位に確実に配置されることとなり、積層の際の圧力により金属ペーストが引き裂かれて電気的に断線するのを有効に防止することができる。また、電子部品２の電極を配線層４に問題なくボンディングワイヤ等を介して電気的に接続することができる。
【００２６】
そして、本発明の電子部品搭載用基板は、枠体５の上面に図示しない蓋体が樹脂封止材等の封止材を介して接合されて内部に電子部品２が気密に封止されることにより製品としての電子装置となる。そして、この電子装置における電極パッド７を外部電気回路基板の配線導体等に半田を介して接続することによって、電子装置が外部電気回路基板に実装されるとともに電子部品２の電極が正確に外部電気回路に電気的に接続されることとなる。
【００２７】
なお、本発明は上記実施の形態に限定されるものでなく、本発明の要旨を逸脱しない範囲内で種々の変更を行っても差し支えない。
【００２８】
【発明の効果】
本発明の電子部品搭載用基板は、配線層は、絶縁基板の内部の部位で枠体の内面の下端の下方に位置する部位の幅および厚みがその残部よりも大きいことから、枠体内面の下端の下方に位置する部位の配線層において、配線層となる金属ペーストを印刷塗布した際にかすれが発生したとしても、そのかすれの部位は重ねて厚く塗布された金属ペーストによって消失し、かすれの発生がなかった部位は金属ペーストが重ねて印刷塗布されて厚みが厚くなる。これにより、枠体内面の下端の下方に位置する部位の配線層となる金属ペースト層に、絶縁基板および枠体と成るセラミックグリーンシートを上下に積層する際の圧力が集中しても、幅および厚みが大きい金属ペースト層は耐圧が大きいため引き裂かれて電気的に断線することはなく、電子部品の電極を外部電気回路に確実かつ正確に電気的に接続させることができる。
【図面の簡単な説明】
【図１】本発明の電子部品搭載用基板について実施の形態の例を示す断面図である。
【図２】図１の電子部品搭載用基板の絶縁基板の配線層を示す透視平面図である。
【図３】本発明の電子部品搭載用基板における配線層を示す要部拡大断面図である。
【図４】本発明の電子部品搭載用基板における配線層を示す要部拡大平面図である。
【符号の説明】
１：絶縁基板
１ａ：搭載部
２：電子部品
３：ボンディングワイヤ
４：配線層
５：枠体
６：貫通導体
７：電極パッド[0001]
BACKGROUND OF THE INVENTION
The present invention relates to an electronic component mounting board for mounting electronic components such as semiconductor elements and piezoelectric vibrators.
[0002]
[Prior art]
Conventionally, electronic component mounting substrates for mounting electronic components such as semiconductor elements and piezoelectric vibrators are mounted on the center of the upper surface of a substantially rectangular insulating substrate made of an electrically insulating material such as alumina ceramics. A plurality of wiring layers to which the electrodes of the mounting portion and the electronic component are electrically connected are attached, and the electrodes for electrically connecting the electrodes of the electronic component to the external electric circuit substrate on the lower surface of the insulating substrate It is formed by depositing a pad. The wiring layer and the electrode pad are electrically connected to each other by a through conductor penetrating the insulating substrate. These wiring layer, electrode pad, and through conductor are, for example, tungsten (W), molybdenum (Mo), or the like. It is formed from a metallized conductor of refractory metal.
[0003]
Such an electronic component mounting board mounts the electronic component on the mounting portion on the upper surface of the insulating substrate and electrically connects the electrodes of the electronic component to the wiring layer via bonding wires or conductor bumps. A lid made of metal, glass, or the like is placed on the upper surface of the frame provided on the outer peripheral portion of the upper surface of the insulating substrate so as to surround the component and the plurality of wiring layers via a sealing material such as a resin sealing material. By joining, it becomes an electronic device as a product in which an electronic component is hermetically sealed. Then, by connecting the electrode pads formed on the lower surface of the electronic device to the external electric circuit board via solder, the electronic device is mounted on the external electric circuit board and the electrode of the electronic component is connected to the external electric circuit board. It will be electrically connected to.
[0004]
The insulating substrate and the frame body of such an electronic component mounting substrate are made of ceramics, for example, and are manufactured as follows. Specifically, the ceramic green sheet is appropriately punched, and a metal paste that becomes a wiring layer, a through conductor, and an electrode pad is printed or applied in a predetermined pattern by a thick film method such as a screen printing method. Thereafter, a green ceramic molded body obtained by laminating these ceramic green sheets vertically is obtained. Thereafter, the compact is produced by firing at a temperature of about 1600 ° C. in a reducing atmosphere.
[0005]
In recent years, in electronic component mounting substrates on which electronic components such as semiconductor elements and piezoelectric vibrators are mounted, the density and integration of electronic components are rapidly increasing, and the number of electrodes is greatly increased. Along with this, the demand for thinner and smaller electronic component mounting boards has become stronger, and the electronic components, wiring layers that are electrically connected to the electrodes, and bonding wires that are electrical connection means are hermetically sealed. The internal space for sealing is becoming narrower. As a result, the degree of integration of the wiring layer has increased, and the width of the wiring layer has become smaller, so that when the metal paste that forms the wiring layer is applied to the ceramic green sheet by printing, it is blurred and electrically disconnected. It had the problem that it ended up.
[0006]
Therefore, a highly reliable wiring board has been proposed in which the width of such a wiring layer is small and electrical disconnection does not occur even if the wiring layer is smeared during printing application (see Patent Document 1). . This wiring board is formed so that the width of the wiring layer at the bent portion of the wiring board is larger than the width of the wiring layer located in the vicinity of both sides thereof, so that the wiring layer is thin at the bent portion when the wiring layer is printed and applied. Even if fading partially occurs, the wiring layer exists around the fading, so that no electrical disconnection occurs and reliability is high.
[0007]
[Patent Document 1]
Japanese Patent Laid-Open No. 2002-158409
[Problems to be solved by the invention]
However, the wiring layer of the wiring board described in Patent Document 1 is formed so that the width of the wiring layer in the bent portion is larger than the width of the wiring layer located in the vicinity of both sides, and the bent portion is partially blurred during printing. Even if it occurs, the remaining pattern is left around the fading to prevent electrical disconnection of the wiring layer. When the width of the remaining pattern becomes very narrow, the ceramic green sheet that forms the insulating substrate and the frame body is removed. When laminating up and down, the pressure at the time of lamination concentrates on the part located below the lower end of the inner surface of the frame body, the metal paste that becomes the wiring layer of that part is torn and electrically disconnected, and the electronic component There has been a problem that the electrode cannot be electrically connected to the external electric circuit reliably and accurately.
[0009]
Accordingly, the present invention has been completed in view of the above-described conventional problems, and the object thereof is to prevent an electrical disconnection at a portion where the wiring layer is located below the lower end of the inner surface of the frame body, thereby preventing the electronic component from being disconnected. In other words, it is possible to reliably and accurately electrically connect the electrode to an external electric circuit.
[0010]
[Means for Solving the Problems]
In the electronic component mounting board of the present invention, an electronic component mounting portion and a wiring layer to which the electrodes of the electronic component are connected are formed on the upper surface of the insulating substrate, and the mounting portion and the wiring layer are surrounded by an outer peripheral portion. In this way, the electronic component mounting board is provided with a frame body, and the wiring layer is formed from the upper surface of the insulating substrate to the lower surface or side surface through the inside, and at the portion inside the insulating substrate. The width and thickness of the part located below the lower end of the inner surface of the frame body are larger than the remaining part.
[0011]
In the electronic component mounting board according to the present invention, the wiring layer has a width and thickness of a portion located below the lower end of the inner surface of the frame body at a portion inside the insulating substrate, which is larger than the remaining portion. Even if fading occurs when the metal paste that becomes the wiring layer is printed and applied in the wiring layer located below the lower end, the fading part disappears due to the thickly applied metal paste, The portion where there is no occurrence is printed with a metal paste and is thickened. As a result, even if the pressure at the time of laminating the ceramic green sheets as the insulating substrate and the frame body is concentrated on the metal paste layer as the wiring layer at the position located below the lower end of the inner surface of the frame body, Since the metal paste layer having a large thickness has a high withstand voltage, the metal paste layer is not torn and electrically disconnected, and the electrodes of the electronic component can be reliably and accurately electrically connected to the external electric circuit.
[0012]
DETAILED DESCRIPTION OF THE INVENTION
The electronic component mounting board of the present invention will be described in detail below. FIG. 1 is a cross-sectional view showing an example of an embodiment of an electronic component mounting board according to the present invention, and FIG. 2 is formed from the upper surface of the insulating substrate of the electronic component mounting board of FIG. It is a see-through plan view showing a wiring layer. In these drawings, 1 is an insulating substrate, 4 is a wiring layer, 5 is a frame, 6 is a through conductor, 7 is an electrode pad, and these are mainly electronic component mounting substrates for mounting the electronic component 2. Composed.
[0013]
The insulating substrate 1 in the present invention has, for example, a quadrangular shape made of an electrically insulating material such as an alumina sintered body (alumina ceramic) and has a mounting portion 1a for mounting the electronic component 2 on the upper surface thereof. The electronic component 2 is mounted on the mounting portion 1a.
[0014]
For example, when the insulating substrate 1 is made of alumina ceramics, it is manufactured as follows. First, a suitable organic resin binder and solvent are added to and mixed with raw material powders such as aluminum oxide, silicon oxide, calcium oxide, and magnesium oxide to form a slurry. A plurality of ceramic green sheets (hereinafter also referred to as green sheets) are obtained by forming the slurry paste into a sheet shape by a doctor blade method or the like. Thereafter, the green sheets are appropriately punched, and a metal paste that becomes the wiring layer 4, the through conductors 6 and the electrode pads 7 is printed or applied in a predetermined pattern by a thick film method such as a screen printing method. . Then, these green sheets are laminated | stacked up and down, and the molded object of the raw ceramics used as the insulated substrate 1 is obtained. Thereafter, the compact is produced by firing at a temperature of about 1600 ° C. in a reducing atmosphere.
[0015]
A wiring layer 4 to which the electrodes of the electronic component 2 are electrically connected is formed from the upper surface of the insulating substrate 1 to the lower surface thereof. The mounting portion 1a and the wiring layer are formed on the outer periphery of the upper surface of the insulating substrate 1. A frame 5 for joining a sealing lid so as to surround 4 is provided. An electrode pad 7 for electrically connecting to an external electric circuit board (not shown) is formed on the lower surface of the insulating substrate 1.
[0016]
Further, a wiring layer 4 including a through conductor 6 for electrically connecting the wiring layer 4 exposed on the upper surface and the electrode pad 7 on the lower surface is provided inside the insulating substrate 1. The wiring layer 4 and the electrode pad 7 function as a conductive path for electrically connecting each electrode of the electronic component 2 mounted on the insulating substrate 1 to an external electric circuit. Each electrode of the electronic component 2 is connected to the wiring layer 4 through, for example, bonding wires 3, and the electrode pad 7 is connected to a wiring conductor of an external electric circuit board (not shown) through, for example, a conductive adhesive such as solder. .
[0017]
The wiring layer 4, the through conductor 6 and the electrode pad 7 are obtained by applying a metallized paste obtained by adding and mixing an appropriate organic binder and solvent to a refractory metal powder such as W or Mo to a green sheet for the insulating substrate 1. It is applied and formed on the upper and lower surfaces and inside of the insulating substrate 1 by printing and applying by screen printing and baking together with a green sheet.
[0018]
Further, a nickel (Ni) plating layer having a thickness of about 1 to 10 μm and a gold (Au) plating layer having a thickness of about 0.1 to 3 μm are sequentially deposited on the exposed surfaces of the wiring layer 4 and the electrode pad 7. Yes. The Ni plating layer and the Au plating layer effectively prevent the oxidative corrosion of the exposed surfaces of the wiring layer 4 and the electrode pad 7, and connect the wiring layer 4 and the bonding wire 3 or connect the electrode pad 7 and the solder. Becomes easy and strong.
[0019]
The frame body 5 is a lid body such as a wiring layer 4 to which the mounting portion 1a of the electronic component 2 and the electrode of the electronic component 2 are electrically connected to the same green sheet as the insulating substrate 1 using a punching die. By punching out the part to be hermetically sealed, an opening is formed at the center of the green sheet to be the frame 5. The frame body 5 and the insulating substrate 1 are formed by laminating this on a green sheet to be the insulating substrate 1 and firing together with the green sheet to be the insulating substrate 1.
[0020]
As a result, the frame 5 is provided on the outer peripheral portion of the upper surface of the insulating substrate 1 so as to surround the mounting portion 1 a and the wiring layer 4, and the wiring layer 4 is connected to the external electrode pad 7 through the through conductor 6. Will be.
[0021]
And in this invention, as shown to the principal part expanded sectional view and the principal part enlarged plan view of the wiring layer 4 of FIG. 3, FIG. 4, the wiring layer 4 of the site | part located under the lower end of the inner surface of the frame 5 is as follows. Since the width Wa and the thickness Ta of the portion located below the lower end of the inner surface of the frame 5 in the portion inside the insulating substrate 1 are larger than the remaining width Wb and thickness Tb, the lower portion of the lower end of the inner surface of the frame 5 In the wiring layer 4 located at the position, even if the metal paste that becomes the wiring layer 4 is printed and applied, the blurred portion disappears due to the thickly applied metal paste, and the generation of the blurred The portion where there was no metal is overprinted with a metal paste and thickened. As a result, even when the pressure at the time of laminating the insulating sheet 1 and the green sheet to be the frame body 5 on the top and bottom is concentrated on the metal paste layer to be the wiring layer 4 at the position located below the lower end of the inner surface of the frame body 5. Since the metal paste layer having a large width and thickness has a high withstand voltage, it is not torn and electrically disconnected, and the electrode of the electronic component 2 can be reliably and accurately electrically connected to the external electric circuit.
[0022]
Further, the width Wa of the portion located below the lower end of the inner surface of the frame 5 of the wiring layer 4 is preferably 0.05 to 0.2 mm. When the width Wa is less than 0.05 mm, fading easily occurs when the metal paste is printed and applied. If the width Wa exceeds 0.2 mm, the degree of integration of the wiring layer 4 is reduced, and the insulating substrate 1 is increased in size.
[0023]
The thickness Ta of the portion located below the lower end of the inner surface of the frame 5 of the wiring layer 4 is preferably 0.01 to 0.04 mm. When the thickness Ta is less than 0.01 mm, the metal paste is easily torn and easily disconnected electrically when pressure is applied when the green sheets to be the insulating substrate 1 and the frame 5 are stacked up and down. When the thickness Ta exceeds 0.04 mm, a gap is generated between the green sheets, which tends to cause stacking failure.
[0024]
Note that the wiring layer 4 has a portion located below the lower end of the inner surface of the frame body 5 in order to deposit the thickness Ta of the portion positioned below the lower end of the inner surface of the frame body 5 to be thicker than the remaining thickness Tb. After the metal paste is printed and applied to the green sheet so as to have the same thickness as Tb, the metal paste is printed and applied so that the thickness of the portion located below the lower end of the inner surface of the frame 5 is Ta. To do.
[0025]
The wiring layer 4 formed with a width Wa and a thickness Ta at a portion located below the lower end of the inner surface of the frame 5 is printed when a green sheet is stacked up and down or when a metal paste is applied by printing. Since misalignment occurs, the length La of the portion located below the lower end of the inner surface of the frame 5 is equally divided by the extension line of the lower end of the inner surface of the frame 5 in consideration of such stacking misalignment and printing misalignment. In addition, the length La is preferably 0.1 mm or more. As a result, the wiring layer 4 formed with the width Wa and the thickness Ta of the portion located below the lower end of the inner surface of the frame body 5 is located below the lower end of the inner surface of the frame body 5 even if misalignment or printing occurs. Therefore, it is possible to effectively prevent the metal paste from being torn and being electrically disconnected due to the pressure during lamination. Moreover, the electrode of the electronic component 2 can be electrically connected to the wiring layer 4 via a bonding wire or the like without any problem.
[0026]
In the electronic component mounting substrate of the present invention, a lid (not shown) is joined to the upper surface of the frame 5 via a sealing material such as a resin sealing material, and the electronic component 2 is hermetically sealed inside. As a result, it becomes an electronic device as a product. Then, by connecting the electrode pad 7 in this electronic device to a wiring conductor or the like of the external electric circuit board via solder, the electronic device is mounted on the external electric circuit board and the electrode of the electronic component 2 is accurately connected to the external electric circuit. It will be electrically connected to the circuit.
[0027]
Note that the present invention is not limited to the above-described embodiment, and various modifications may be made without departing from the scope of the present invention.
[0028]
【The invention's effect】
In the electronic component mounting board according to the present invention, the wiring layer has a width and thickness of a portion located below the lower end of the inner surface of the frame body at a portion inside the insulating substrate, which is larger than the remaining portion. Even if fading occurs when the metal paste that becomes the wiring layer is printed and applied in the wiring layer in the part located below the lower end, the fading part disappears due to the thickly applied metal paste, and the fading The portion where there is no occurrence is printed with a metal paste and is thickened. As a result, even if the pressure at the time of laminating the ceramic green sheets as the insulating substrate and the frame body is concentrated on the metal paste layer as the wiring layer at the position located below the lower end of the inner surface of the frame body, Since the metal paste layer having a large thickness has a high withstand voltage, the metal paste layer is not torn and electrically disconnected, and the electrodes of the electronic component can be reliably and accurately electrically connected to the external electric circuit.
[Brief description of the drawings]
FIG. 1 is a cross-sectional view showing an example of an embodiment of an electronic component mounting board according to the present invention.
2 is a perspective plan view showing a wiring layer of an insulating substrate of the electronic component mounting substrate of FIG. 1;
FIG. 3 is an enlarged cross-sectional view of a main part showing a wiring layer in the electronic component mounting board of the present invention.
FIG. 4 is an enlarged plan view of a main part showing a wiring layer in an electronic component mounting board according to the present invention.
[Explanation of symbols]
1: Insulating substrate 1a: Mounting portion 2: Electronic component 3: Bonding wire 4: Wiring layer 5: Frame body 6: Through conductor 7: Electrode pad

Claims (1)

絶縁基板の上面に電子部品の搭載部および前記電子部品の電極が接続される配線層が形成されているとともに外周部に前記搭載部および前記配線層を取り囲むように枠体が設けられた電子部品搭載用基板であって、前記配線層は、前記絶縁基板の上面から内部を経て下面または側面にかけて形成されているとともに、前記絶縁基板の内部の部位で前記枠体の内面の下端の下方に位置する部位の幅および厚みがその残部よりも大きいことを特徴とする電子部品搭載用基板。An electronic component in which a wiring layer to which an electronic component mounting portion and an electrode of the electronic component are connected is formed on an upper surface of an insulating substrate, and a frame is provided on an outer peripheral portion so as to surround the mounting portion and the wiring layer The mounting substrate, wherein the wiring layer is formed from the upper surface of the insulating substrate to the lower surface or side surface through the inside, and is positioned below the lower end of the inner surface of the frame body at a portion inside the insulating substrate. An electronic component mounting board characterized in that the width and thickness of a portion to be processed are larger than the remainder.
JP2003202720A 2003-07-28 2003-07-28 Electronic component mounting substrate, electronic device, and method of manufacturing electronic component mounting substrate Expired - Fee Related JP4227477B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003202720A JP4227477B2 (en) 2003-07-28 2003-07-28 Electronic component mounting substrate, electronic device, and method of manufacturing electronic component mounting substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003202720A JP4227477B2 (en) 2003-07-28 2003-07-28 Electronic component mounting substrate, electronic device, and method of manufacturing electronic component mounting substrate

Publications (2)

Publication Number Publication Date
JP2005050831A true JP2005050831A (en) 2005-02-24
JP4227477B2 JP4227477B2 (en) 2009-02-18

Family

ID=34262321

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003202720A Expired - Fee Related JP4227477B2 (en) 2003-07-28 2003-07-28 Electronic component mounting substrate, electronic device, and method of manufacturing electronic component mounting substrate

Country Status (1)

Country Link
JP (1) JP4227477B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007208045A (en) * 2006-02-02 2007-08-16 Sony Corp Imaging device, camera module, and method for manufacturing electronic equipment and imaging device
JP2016122802A (en) * 2014-12-25 2016-07-07 ルネサスエレクトロニクス株式会社 Semiconductor device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007208045A (en) * 2006-02-02 2007-08-16 Sony Corp Imaging device, camera module, and method for manufacturing electronic equipment and imaging device
JP2016122802A (en) * 2014-12-25 2016-07-07 ルネサスエレクトロニクス株式会社 Semiconductor device

Also Published As

Publication number Publication date
JP4227477B2 (en) 2009-02-18

Similar Documents

Publication Publication Date Title
CN111863450B (en) Interposer and electronic assembly including the same
JP4227477B2 (en) Electronic component mounting substrate, electronic device, and method of manufacturing electronic component mounting substrate
JP2003318330A (en) Ceramic circuit substrate
JP4651152B2 (en) Multi-cavity ceramic wiring board
JP4388410B2 (en) Multiple wiring board
JP4272550B2 (en) Multiple wiring board
JP3911473B2 (en) Semiconductor device mounting substrate
JP4623852B2 (en) Electronic component mounting board
JP4174407B2 (en) Electronic component storage package
JP2004111769A (en) Electronic component mounting board
JP6818609B2 (en) Wiring substrate and imaging device
JP3935054B2 (en) Wiring board
JP2004281470A (en) Wiring board
JP2003168849A (en) Multiple allocation wiring board
JP3801935B2 (en) Electronic component mounting board
JP3850343B2 (en) Electronic component mounting board
JPH07202356A (en) Circuit board
JP4028808B2 (en) Electronic component storage package
JP2005050935A (en) Multi-piece wiring board
JP2006185977A (en) Wiring board
JP3847220B2 (en) Wiring board
JP6042773B2 (en) INPUT / OUTPUT TERMINAL, INPUT / OUTPUT TERMINAL MANUFACTURING METHOD, SEMICONDUCTOR ELEMENT PACKAGE AND SEMICONDUCTOR DEVICE USING THE SAME
JP2003198074A (en) Method of dividing batch-processed ceramic wiring board
JP2004327562A (en) Electronic part housing package and electronic device
JP2004140111A (en) Wiring board

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060706

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070912

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070918

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071119

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20081104

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20081128

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111205

Year of fee payment: 3

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111205

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121205

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131205

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees