JP2005019897A - Package for containing semiconductor element, and semiconductor device - Google Patents

Package for containing semiconductor element, and semiconductor device Download PDF

Info

Publication number
JP2005019897A
JP2005019897A JP2003185889A JP2003185889A JP2005019897A JP 2005019897 A JP2005019897 A JP 2005019897A JP 2003185889 A JP2003185889 A JP 2003185889A JP 2003185889 A JP2003185889 A JP 2003185889A JP 2005019897 A JP2005019897 A JP 2005019897A
Authority
JP
Japan
Prior art keywords
semiconductor element
package
frame
view
frame body
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003185889A
Other languages
Japanese (ja)
Inventor
Hirokazu Tamata
弘和 田又
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kyocera Corp
Original Assignee
Kyocera Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kyocera Corp filed Critical Kyocera Corp
Priority to JP2003185889A priority Critical patent/JP2005019897A/en
Publication of JP2005019897A publication Critical patent/JP2005019897A/en
Pending legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched

Landscapes

  • Semiconductor Lasers (AREA)
  • Light Receiving Elements (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a package which can operate a semiconductor element reliably and stably for a long period of time by restraining peeling or the like generated in a junction part between the semiconductor element and a substrate of the package by restraining deformation of the package caused by heat generated from the semiconductor element while ensuring a packaging area of the semiconductor element. <P>SOLUTION: A package A for containing a semiconductor element is provided with a square columnar metallic substrate 1 with a mounting part 1a for mounting a semiconductor element 4 on an upper surface; a rectangular metallic frame member 2 which is rectangular in plane view and is attached on an upper surface of the substrate 1 to surround the mounting part 1a; an attaching part 2c of an input/output terminal 3 formed of a through hole or a cut-out portion provided to the frame member 2 and the input/output terminal 3 engaged with the attaching part 2c. In the package A, a square columnar reinforcing part 5 whose cross-sectional contour is similar to an outer shape of the frame member 2 is provided to inner four corners of the frame member 2 so that a long side in its plane view and a long side of the frame member are parallel each other. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

【0001】
【発明の属する技術分野】
本発明は、IC,LSI等の半導体素子を収納するための半導体素子収納用パッケージおよび半導体装置に関する。
【0002】
【従来の技術】
近年、半導体素子の高集積化、高速化、小型化とともに高周波化が進み、高周波帯域でも信頼性が良くかつ安定して作動する半導体装置が望まれている。このような半導体装置に用いられる半導体素子収納用パッケージ(以下、パッケージともいう)には、基体の上面に半導体素子が載置される載置部を有し、基体の上面の外周部に、側部に設けられた貫通孔または切欠きから成る取付部に入出力端子を嵌着した枠体を接合したものが使用されている。そして、半導体装置は、パッケージ内部の搭載部に搭載され入出力端子と電気的に接続された半導体素子と、パッケージの枠体の上面に接合された蓋体とで基本的に構成され、内部に搭載された半導体素子は、基体,枠体および蓋体によって気密に封止されるとともに入出力端子を介して外部の電気回路に電気的に接続される。
【0003】
このようなパッケージの例を図4の平面図、および図5の断面図に示す。そして、これらの図に示すように、半導体素子4を収容するパッケージAは、銅(Cu)−タングステン(W)等のCu合金等からなる四角平板状の基体1と、この基体1の上面に半導体素子4の載置部1aを囲むようにしてAgロウ等のロウ材を介して取着され、鉄(Fe)−ニッケル(Ni)−コバルト(Co)合金やFe−Ni合金などの金属からなる四角枠状の枠体2と、枠体2の側部に設けられた貫通孔からなる取付部2aに嵌着される線路導体3aが形成された入出力端子3とを具備している。枠体2の上面には、Fe−Ni−Co合金等からなる金属製の蓋体(図示せず)が接合される。
【0004】
基体1は、高い放熱性が要求されることから、Cu−W合金やCu等の金属からなる場合が多く、また、枠体2の材料としては入出力端子3に熱膨張係数が近く、かつ機械加工性が良いFe−Ni−Co合金,Fe−Ni合金等が多く用いられている。
【0005】
そして、パッケージAの内部の載置部1aに半導体素子4を載置するとともに、半導体素子4の上面の電極をボンディングワイヤを介して入出力端子3の線路導体3aに接続し、しかる後、枠体2の上面に蓋体6を取着し、半導体素子4を気密に封止することによって、最終製品としての半導体装置Bが得られる。
【0006】
また、光半導体素子収納用パッケージ(以下、光半導体パッケージともいう)としては、図6の断面図に示すような、基体101の上面に長手方向の側壁102aの厚さが短手方向の側壁(図示せず)の厚さよりも厚い枠体102が接合され、この長手方向の側壁102aの内外を貫通して電気的に導通させるための入出力端子103が嵌着されている従来の光半導体パッケージの例が示されている(特許文献1参照)。
【0007】
そして、この従来の光半導体パッケージにおいては、枠体102が基体101の上面に接合されていることにより基体101の長手方向の側壁102aの剛性が短手方向の側壁の剛性よりも高くなるために、比較的変形が発生し易い長手方向の側壁102aの変形が抑制され、その結果基体101の変形が抑制されるので載置部101aに載置される光半導体素子の光軸のずれが少なくなり、光半導体素子の光出力の変化を5%以内に抑えることができることが示されている。また、この光半導体パッケージにおいては、枠体102の長手方向の側壁102aを内側方向に厚くしているために外形幅が大きくなるのを防ぐことができることが示されている。
【0008】
また、長手方向の側壁102aを厚くしても、厚くなって体積が目減りする部位は入出力端子103の下部であって、もともと利用されない空間であるので、光パッケージの内部に実装する半導体素子の寸法、形状、および実装の作業性には悪影響をほとんど与えないことが示されている。
【0009】
【特許文献1】
特開平10−4245号公報
【0010】
【発明が解決しようとする課題】
しかしながら、図4,図5に示す従来のパッケージにおいて、枠体2の厚さを全周にわたって厚くすることにより基体1の変形を抑制しようとすれば、全休にわたって枠体2の厚さを厚くした分、半導体素子4の載置部1aの面積が減少するために、減少した分の面積を確保するには実質的にパッケージのサイズを大きくしなければならず、小型化という市場要求に背いたものとなってしまう。
【0011】
また、図6に示すような従来の光半導体パッケージでは側壁102aに設けられた載置部101aに接合された入出力端子103が側壁102aの高さ方向の中間部に設けられていて、入出力端子103の直下がデッドスペースになることから、長手方向の側壁102aをこのデッドスペースを利用して厚くする構造になっているが、入出力端子103を設ける側壁が短手方向の側壁であれば、長手方向の側壁102aの厚さが厚くなった分だけ半導体素子の実装面積が減少することになってしまう。
【0012】
そして、近年、光半導体パッケージに限らず、高周波で作動するパッケージにおいてもパッケージの内部に実装する半導体素子の面積の増大、半導体素子数の増大、半導体素子実装に際しての作業性の向上を求められる傾向が顕著となっており、枠体102の厚さを厚くすることなく基体101の変形を防止する方法が模索されている。
【0013】
たとえば、枠体102の厚さを厚くすることなく枠体102の変形を抑制する方法として、その硬度を大きくすることが考えられる。ところが、硬度を大きくすると機械加工性が悪くなって、歩留りが極端に低下したり、製造コストが大きくなり過ぎて市場に受け入れられなくなったりするといった不具合を招来してしまう。
【0014】
従って、本発明は上記問題点に鑑み完成されたものであり、その目的は、パッケージの内部に実装する半導体素子の実装面積を確保しつつパッケージの変形を有効に抑制することによって、半導体素子とパッケージの基体との接合部に発生する剥離等を有効に抑制して半導体素子が発生する熱を速やかに外部に導出し、半導体素子が熱によって誤作動することを防止するとともに、半導体素子の剥落を防止するパッケージおよび半導体装置を提供することにある。
【0015】
【課題を解決するための手段】
本発明の半導体素子収納用パッケージは、上面に半導体素子が載置される載置部を有する四角形状の金属製の基体と、該基体の上面に前記載置部を囲繞するように取着された平面視形状が長方形である直方体状の金属製の枠体と、該枠体に設けられた貫通孔または切欠きから成る入出力端子の取付部と、該取付部に嵌着された入出力端子とを具備している半導体素子収納用パッケージにおいて、前記枠体は、内側の4隅に横断面形状が前記枠体の外形に相似な四角柱状の補強部が、その平面視における長辺と前記枠体の長辺とが平行になるようにして設けられていることを特徴とするものである。
【0016】
本発明の半導体素子収納用パッケージは、枠体は、内側の4隅に横断面形状が枠体の外形に相似な四角柱状の補強部が、その平面視における長辺と枠体の長辺とが平行になるようにして設けられていることから、枠体の厚さを厚くすることなく基体の変形を抑制することができる。このとき、補強部の平面視における長辺と枠体の長辺とが平行になるように設けられていることにより、枠体に対して長手方向の側壁を曲げるような力や、短手方向の側壁を曲げるような力が加わったとしても枠体の外形に相似な四角柱状の補強部とされていることにより、加えられる力に応じて小さい体積の補強部で基体の変形を有効に抑制することができる。
【0017】
その結果、枠体が取着される基体の載置部に載置された半導体素子と載置部の接合部に剥離などの不具合が発生することを抑制し、半導体素子を載置部に密着させることができるので、半導体素子が発する熱を速やかに基体を介して外部に導出させることができる。このことにより、半導体素子の過度の温度上昇を抑制し、半導体素子を長期間にわたって信頼性良く安定して作動させることができる。
【0018】
さらに、従来例のように長手方向の枠体の厚さや全周にわたる枠体の厚さを厚くする必要がないために、半導体素子を載置する載置部の面積を広くすることができ、その結果、パッケージの外形を小型化することができる。
【0019】
また、本発明の半導体素子収納用パッケージは、上記構成において、前記補強部は、平面視での面積の合計が前記枠体の平面視での外形の面積の1/12乃至1/8であることを特徴とするものである。
【0020】
本発明の半導体素子収納用パッケージは、補強部の平面視での面積の合計が、枠体の平面視での外形の面積の1/12乃至1/8であることにより、枠体ならびに基体の変形を充分有効に抑制することができ、補強部が枠体の内側の4隅、すなわち従来から有効に活用されていなかった部位に設けられていることと相まって、半導体素子が搭載される搭載部の面積が実質的にほとんど損なわれることがないので、パッケージを小型化することができる。
【0021】
また、本発明の半導体素子収納用パッケージは、上記構成において、前記補強部は、高さが前記枠体の高さの1/3乃至2/3であることを特徴とするものである。
【0022】
本発明のパッケージは、補強部の高さが枠体の高さの1/3乃至2/3であることから、枠体ならびに基体の変形を有効に抑制することができ、載置部に載置する半導体素子と基体との接合部に剥離等が発生するのを抑制することができて、その結果、半導体素子を載置部に密着させることができるので、半導体素子の過度な温度上昇を抑制し、半導体素子を長期間にわたって信頼性良く安定に作動させることができる。
【0023】
また、補強部の上面の蓋体との間にできるスペースを利用して補強部の上面に接地用端子を設けることができ、半導体素子の接地電極をボンディングワイヤで接続させることにより、半導体素子に発生するノイズを大きく低減できるパッケージを提供することができる。
【0024】
また、本発明の半導体装置は、上記本発明の半導体素子収納用パッケージと、前記載置部に載置されるとともに前記入出力端子に電気的に接続された半導体素子と、前記枠体の上面に前記枠体の内側を塞ぐように接合された蓋体とを具備していることを特徴とするものである。
【0025】
本発明の半導体装置は、本発明の半導体素子収納用パッケージを具備することにより、半導体素子を長期間にわたって信頼性良く安定して作動させ得るものとなる。
【0026】
【発明の実施の形態】
本発明の半導体素子収納用パッケージAおよび半導体装置を図面に基づき以下に詳細に説明する。図1は、本発明の半導体素子収納用パッケージAおよび半導体装置の実施の形態の一例を示す斜視図である。また、図2(a)は図1のパッケージAの平面図、同図(b)は本発明の半導体素子収納用パッケージAの他の例を示す断面図である。図3は、図2(b)のパッケージAにおいて、半導体素子と補強部の上面とをボンディングワイヤで接続した状態を示す断面図である。
【0027】
なお、図1〜図3において同じ部位には同じ符号を付している。
図1〜図3において、1は基体、1aは半導体素子4の載置部、2は基体1上面に取着された枠体、2aは枠体2の長手方向の側壁、2bは枠体2の短手方向の側壁、2cは枠体2に設けられた貫通孔または切欠きから成る入出力端子3の取付部、3は枠体2の取付部2cに嵌着された入出力端子、3aは入出力端子3の上面に形成された線路導体、4は集積回路素子(IC)や半導体レーザ(LD),フォトダイオード(PD)等の半導体素子、5は補強部、5aは補強部の上面、6は蓋体、Aは本発明のパッケージである。本発明のパッケージAは、基体1、枠体2、入出力端子3および補強部5とから基本的に構成される。
【0028】
本発明のパッケージAは、上面に半導体素子4が載置される載置部1aを有する四角形状の金属製の基体1と、基体1の上面に載置部1aを囲繞するように取着された平面視形状が長方形である直方体状の枠体2と、枠体2に設けられた貫通孔または切欠きから成る入出力端子3の取付部2cと、取付部2cに嵌着された入出力端子3とを具備し、枠体2は、内側の4隅に横断面形状が枠体2の外形に相似な四角柱状の補強部5が、その平面視における長辺と枠体2の長辺(長手方向の側壁2a)とが平行になるようにして設けられている。
【0029】
基体1は、Cu,Cu−W合金等の金属からなり、その金属のインゴット(塊)に圧延加工法、プレス成型法、打ち抜き加工法等の従来周知の金属加工法を適用することによって四角平板状の形状に形成される。
【0030】
枠体2の4隅に形成される補強部5は、平面視で枠体2の外形と相似の形状を有し、枠体2の4隅の内側に突出するように、かつその平面視における長辺が枠体2の長手方向の側壁2aに平行になり、短辺が枠体2の短手方向の側壁2bに平行になるようにして設けられる。これにより、長手方向の側壁2a、あるいは短手方向の側壁2bを曲げるような外力が作用しても、補強部5が曲げ応力が特に加わり易い長手方向の側壁2aと短手方向の側壁2bとの境界部に設けられることにより曲がり難く、また、補強部5の横断面形状が枠体2の外形に相似な四角形とされていることから、いずれの方向の外力においてもそれらの外力に応じて枠体2が十分変形し難い構造となり、その結果、枠体2が取着される基体1の変形が、小さい体積の補強部5で抑制される。これよって基体1上に載置される半導体素子4の載置部1aとの接合部におけるクラックや剥離の発生が有効に抑制されて、半導体素子4と載置部1aとを密着させることができ、半導体素子4が発する熱を速やかに基体1を介して外部に導出できるようになる。
【0031】
本発明のパッケージAにおいて、補強部5の平面視での面積の合計が、枠体2の平面視での外形の面積の1/12乃至1/8とするときは、補強部5が枠体2の平面視での外形の面積に対して適切な大きさとなり、補強部5が枠体2を有効に補強して基体1の変形を抑制できることから、枠体2を小型化することができる。
【0032】
さらに、補強部5が枠体2の内側の4隅、すなわち従来から有効に活用されていなかった部位に設けられるために、半導体素子4が搭載される搭載部1aの面積が実質的にほとんど損なわれることがなく、よってパッケージAを小型化することができる。
【0033】
補強部5の平面視での面積の合計が枠体2の平面視での外形の面積の1/12未満の場合は、補強部5が枠体2の平面視での外形の面積に対して小さくなりすぎるので枠体2を十分補強できなくなる場合があり、1/8を超える場合は、補強部5が枠体2の平面視での外形の面積に対して大きくなりすぎるので枠体2を大型化してしまう場合がある。
【0034】
また、本発明のパッケージAにおいて、図2(b)に示すように補強部5の高さが枠体2の高さの1/3乃至2/3であるときには、枠体2の基体1側の曲げ応力が大きく加わりやすい部分を補強できるので、枠体2の変形を有効に抑制することができる。従って、載置部1aに載置する半導体素子4と基体1の載置部1aとの接合部にクラックや剥離を生じさせ難くでき、長期間にわたって半導体素子4の信頼性を保ち半導体素子4を安定に作動させることができる。
【0035】
また、従来の入出力端子3を介して行なっていた接地を、図3に示すように、この補強部5の上面5aも用いて強化することができる。その結果、半導体素子4に発生するノイズを極めて有効に除去できる。また、入出力端子3上の接地用電極へのボンディングワイヤの接続に比して、接続作業が容易なものとなるので、確実に接地が行なえることから接地用ボンディングワイヤの接続の信頼性が非常に高いものとなる。
【0036】
補強部5の高さが枠体2の高さの1/3未満であれば補強部5の基体1側からの高さが低くなりすぎるので補強の効果が少なくなり、基体1に変形を発生させる場合がある。また2/3を超えると補強部5の上面5aに半導体素子4からの接地用ボンディングワイヤを容易に接合させることもできなくなる。
【0037】
なお、補強部5は、例えば切削やプレス加工などの機械加工の際に枠体2の形成と同時に作り込まれるようにすればよい。
【0038】
枠体2は、Fe−Ni−Co合金,Fe−Ni合金等からなり、このような金属の粉末を混合して加熱溶解させたものを板状体となし、これをロール圧延法にて所定の厚さに圧延し、得られたシート状部材を従来周知の絞り加工法にてパイプ状部材とする。得られたパイプ状部材を、従来周知の引き抜き加工法により段階的に加工して四角形状の断面形状を有するパイプを得る。このパイプを適宜の長さに切断することによって、枠体2、および補強部5となる部材が作製される。
【0039】
次いで、この部材の内側面の補強部5となる内側4隅の所定部分を残して切削により切り出し、補強部5および入出力端子3の取付部2cが設けられた枠体2を得る。
【0040】
入出力端子3は、アルミナ(Al)質焼結体(アルミナセラミックス)等のセラミックスから成り、アルミナセラミックスから成る場合は以下のようにして作製される。まず、Alの粉末と、焼結助材としての酸化カルシウム(SiO),酸化カルシウム(CaO),酸化マグネシウム(MgO)などの粉末と、適当なバインダーおよび溶剤とを混合してこれをスラリーとなす。次に、このスラリーを用いて、従来周知のドクターブレード法などのテープ成形法によって所定厚さのセラミックグリーンシートに成形する。
【0041】
次に、入出力端子3の立壁部となる部分を複数枚のセラミックグリーンシートから所定形状に打ち抜き加工したものを複数枚積層し、入出力端子3の平板部となる部分を同様にセラミックグリーンシートから所定形状に打ち抜き加工したものを複数枚積層し、平板部となるセラミックグリーンシート積層体の上面に線路導体3aとなるタングステン(W)等の金属を主成分とする金属ペーストを周知のスクリーン印刷法で塗布形成するとともに、接地導体層となるパターンを下面および側面に同様にして塗布形成する。そして、同様に立壁部となるセラミックグリーンシート積層体の側面および上面に金属ペーストを塗布形成し、次に、これらのセラミックグリーンシート積層体を積層することにより、入出力端子3となるセラミックグリーンシート積層体が得られる。
【0042】
得られたセラミックグリーンシート積層体を所定長さに切断し、非酸化雰囲気中で1500〜1600℃の温度で焼成することによってアルミナセラミックスから成る入出力端子3を得る。
【0043】
そして、本発明のパッケージAは、補強部5が設けられた枠体2の取付部2cに入出力端子3を嵌着してAgロウなどのロウ材で接合し、この枠体2および入出力端子3を基体1の上面の半導体素子4が載置される載置部1aを囲繞するようにAgロウなどのロウ材を介して接合し、次いで、基体1,枠体2,入出力端子3の線路導体3aなどの露出した金属表面部分に酸化防止のためのニッケルメッキを施すことにより得られる
次に、この本発明のパッケージAの載置部1aに半導体素子4を樹脂接着剤等で載置固定し、半導体素子4上面の電極と入出力端子3の線路導体3a、そして必要であれば半導体素子4上の接地用電極と補強部5の上面5aとをボンディングワイヤを介して電気的に接続し、次いで、枠体2の上面にFe−Ni−Co合金等から成る蓋体6を枠体2の内側を塞ぐようにロウ付けやシーム溶接により接合することにより、本発明の半導体装置を得る。そして、線路導体3aの枠体2の外側にリード端子等の一端を接合し、リード端子の他端を外部電気回路に電気的に接続することにより、半導体素子4と外部電気回路が接続されて、半導体素子4が高周波信号を入出力して動作することとなる。
【0044】
本発明の半導体装置は、本発明の半導体素子収納用パッケージAにより半導体素子4が発する熱を速やかに基体1を介して外部に放熱できるので、半導体素子4の温度上昇を防ぐことができ、長期間にわたって信頼性よく安定に動作する半導体装置とすることができる。
【0045】
【実施例】
本発明の半導体素子収納用パッケージAの実施例を以下に説明する。
【0046】
(実施例1)
図1のパッケージAを以下のように作製した。すなわち、縦10mm×横20mm×厚さ1mmのCu−W合金から成る基体1の上面に、載置部1aを囲むように縦10mm×横14mm×厚さ2mm×高さ6mmのFe−Ni−Co合金から成る枠体2を、Agロウからなるロウ材のプリフォームを介して、非酸化性雰囲気のベルト炉を用いて最高温度を850℃、保持時間を10分として取着した。
【0047】
枠体2の内側の4隅には横断面形状が枠体2の外形と相似で、平面視における長辺と枠体2の長辺とが平行になるように補強部5が設けられており、補強部5の平面視での合計面積は、枠体2の平面視での外形の面積に対して1/13,1/12,1/11,1/8,1/7,1/6,1/5とされているA群のサンプルをそれぞれの面積ごとに20個ずつ作製した。また、比較例として補強部5のないB群のサンプルを20個、および平面視での面積がA群のサンプルと同じで補強部の形状が正方形のC群のサンプルをそれぞれの面積ごとに10個ずつ作製した。これらサンプルを作製後に基体1の反りを測定することによってサンプルを評価した。反りの測定は、サンプルを100℃に保持した状態でレーザを用いた非接触測定器(ミツトヨ社製「bright504」)を用いて行なった。測定結果は、半導体素子4を基体1に密着させることのできる50μm以下のものを合格とした。その結果を表1に示す。尚、表1の各欄の数字はそれぞれのサンプル数の平均値を示す。
【0048】
【表1】

Figure 2005019897
【0049】
表1において、面積比の欄は補強部5の平面視での面積の合計を枠体2の外形の面積で除した値を示す。補強部5のサイズは補強部5の平面視での縦横サイズを示す。また、A群,B群,C群の欄はそれぞれ上記A群,B群,C群のサンプルであることを示す。
【0050】
表1より、補強部5の横断面形状が枠体2の外形に相似で平面視における長辺と枠体2の長辺とが平行になるように設けられたA群のサンプルではいずれの面積比の場合でも他の群のサンプルより良好な結果を示すことがわかった。
【0051】
また、補強部5の平面視での面積の合計が枠体2の平面視での外形の面積に比して1/12以上のときには、反りが30μm以下となって基体1の反りを特に有効に抑制することが可能となり、1/13以下のときには反りが42.5μmとなって半導体素子4を基体1へ密着できなくなる可能性があり、半導体素子4の接合信頼性が低下する場合があった。
【0052】
一方、補強部5の平面視での面積の合計と枠体2の平面視での外形面積の比が1/7以上の場合においては、半導体素子4を搭載するための搭載部1aの面積を確保するために枠体2が大型化してしまう場合があった。
【0053】
(実施例2)
次に、実施例1において評価した補強部5の平面視での面積の合計が枠体2の外形の面積の1/10であるサンプルを50個準備し、これらのサンプルにおける補強部5を上面から研削してその高さが枠体2の高さの1/6,1/3,1/2,2/3,5/6となるサンプルをそれぞれの高さについて各10個ずつ作製した。また、このとき補強部5の高さを枠体2の高さと同じ高さにしたサンプルを比較例として別途10個用意した。そしてこれらのサンプルについて実施例1と同様の条件で反りの大きさを測定評価した。その結果を表2に示す。
【0054】
【表2】
Figure 2005019897
【0055】
表2より、補強部5の高さを1/3未満とすると反りの大きさが大きくなって、補強部5の効果を十分に得られないことが分かった。また、補強部5の高さが2/3を超えると内部の半導体素子4の接地電極と補強部5の上面5aに形成された接地用端子とをワイヤボンディングする際に、補強部5の上面5aと蓋体6とのスペースが小さくなりワイヤボンディングできなくなるという障害が発生する場合があった。これに対し、補強部5の高さが枠体2の高さの1/3〜2/3であるサンプルは、反り防止に対して十分な効果を有し、補強部5の上面5aに形成された接地用端子と半導体素子4の接地電極とのワイヤボンディングも容易に行なえて半導体素子4の接地を強化できた。
【0056】
なお、本発明は上記実施の形態および実施例に限定されず、本発明の要旨を逸脱しない範囲内で種々の変更を施すことは何等差し支えない。例えば、上記実施の形態および実施例では、本発明のパッケージAをIC,LSI等の半導体素子4を収納する場合について説明したが、半導体レーザ(LD),フォトダイオード(PD)等の光半導体素子を収納する光半導体パッケージに適用してもよく、上記と同様の効果が得られる。この場合、光ファイバを取着するための貫通孔を枠体2に設ければ良い。
【0057】
【発明の効果】
本発明の半導体素子収納用パッケージは、上面に半導体素子が載置され載置部を有する四角形状の金属製の基体と、基体の上面に載置部を囲繞するように取着された平面視形状が長方形である直方体状の金属製の枠体と、枠体に設けられた貫通孔または切欠きから成る入出力端子の取付部と、取付部に嵌着された入出力端子とを具備している半導体素子収納用パッケージにおいて、枠体は、内側の4隅に横断面形状が枠体の外形に相似な四角柱状の補強部が、その平面視における長辺と枠体の長辺とが平行になるようにして設けられていることから、枠体の厚さを厚くすることなく基体の変形を抑制することができる。このとき、補強部の平面視における長辺と枠体の長辺とが平行になるように設けられていることにより、枠体に対して長手方向の側壁を曲げるような力や、短手方向の側壁を曲げるような力が加わったとしても枠体の外形に相似な補強部とされていることにより、加えられる力に応じて小さい体積の補強部で基体の変形を有効に抑制することができる。
【0058】
その結果、枠体が取着される基体の載置部に載置された半導体素子と載置部の接合部に剥離等の不具合が発生することを抑制し、半導体素子を載置部に密着させることができるので、半導体素子が発する熱を速やかに基体を介して外部に導出させることができる。このことにより、半導体素子の過度の温度上昇を抑制し、半導体素子を長期間にわたって信頼性良く安定して作動させることができる。
【0059】
さらに、従来例のように長手方向の枠体の厚さや全周にわたる枠体の厚さを厚くする必要がないために、半導体素子を載置する載置部の面積を広くすることができ、その結果、パッケージの外形を小型化することができる。
【0060】
また、本発明の半導体素子収納用パッケージは、上記構成において、補強部は、平面視での面積の合計が、枠体の平面視での外形の面積の1/12乃至1/8であることより、枠体の変形を充分有効に抑制することができ、補強部が枠体の内側の4隅、すなわち従来から有効に活用されていなかった部位に設けられていることと相まって、半導体素子が搭載される搭載部の面積が実質的にほとんど損なわれることがないので、パッケージを小型化することができる。
【0061】
また、本発明の半導体素子収納用パッケージは、上記構成において、補強部は、高さが枠体の高さの1/3乃至2/3であることより、枠体ならびに基体の変形を有効に抑制することができ、載置部に載置する半導体素子と基体との接合部に剥離等が発生するのを抑制することができて、その結果、半導体素子を載置部に密着させることができるので、半導体素子の過度な温度上昇を抑制し、半導体素子を長期間にわたって信頼性良く安定に作動させることができる。
【0062】
また、補強部の上面の蓋体との間にできるスペースを利用して接地用端子を設けることができ、半導体素子の接地電極をボンディングワイヤで接続させることにより、半導体素子に発生するノイズを大きく低減できるパッケージを提供することができる。
【0063】
また、本発明の半導体装置は、上記本発明の半導体素子収納用パッケージと、載置部に載置されるとともに入出力端子に電気的に接続された半導体素子と、枠体の上面に枠体の内側を塞ぐように接合された蓋体とを具備していることにより、半導体素子を長期間にわたって信頼性よく安定して作動させ得るものとなる。
【図面の簡単な説明】
【図1】本発明の半導体素子収納用パッケージの実施の形態の一例を示す分解斜視図である。
【図2】(a)は図1の平面図、(b)は本発明の半導体素子収納用パッケージの他の例を示す断面図である。
【図3】図2(b)に示す半導体素子収納用パッケージにおいて、半導体素子と補強部の上面とをボンディングワイヤで接続した状態を示す断面図である。
【図4】従来の半導体素子収納用パッケージの例を示す平面図である。
【図5】図4の半導体素子収納用パッケージの断面図である。
【図6】従来の半導体素子収納用パッケージの他の例を示す断面図である。
【符号の説明】
1:基体
1a:載置部
2:枠体
2a:長手方向の側壁
2b:短手方向の側壁
2c:取付部
3:入出力端子
4:半導体素子
5:補強部
6:蓋体
A:半導体素子収納用パッケージ[0001]
BACKGROUND OF THE INVENTION
The present invention relates to a semiconductor element housing package and a semiconductor device for housing semiconductor elements such as IC and LSI.
[0002]
[Prior art]
In recent years, high integration, high speed, and miniaturization of semiconductor elements have led to higher frequencies, and a semiconductor device that operates stably and stably in a high frequency band is desired. A package for housing a semiconductor element (hereinafter also referred to as a package) used in such a semiconductor device has a placement portion on which the semiconductor element is placed on the upper surface of the base body, What joined the frame which fitted the input-output terminal to the attaching part which consists of a through-hole or notch provided in the part is used. The semiconductor device is basically composed of a semiconductor element mounted on the mounting portion inside the package and electrically connected to the input / output terminals, and a lid joined to the upper surface of the frame of the package. The mounted semiconductor element is hermetically sealed by a base body, a frame body, and a lid body, and is electrically connected to an external electric circuit via an input / output terminal.
[0003]
An example of such a package is shown in the plan view of FIG. 4 and the cross-sectional view of FIG. As shown in these drawings, the package A that accommodates the semiconductor element 4 includes a rectangular flat plate-like substrate 1 made of a Cu alloy such as copper (Cu) -tungsten (W), and the upper surface of the substrate 1. A square made of a metal such as an iron (Fe) -nickel (Ni) -cobalt (Co) alloy or an Fe-Ni alloy, which is attached via a brazing material such as Ag brazing so as to surround the mounting portion 1 a of the semiconductor element 4. A frame-like frame body 2 and an input / output terminal 3 formed with a line conductor 3a fitted to a mounting portion 2a formed of a through hole provided in a side portion of the frame body 2 are provided. A metal lid (not shown) made of Fe—Ni—Co alloy or the like is joined to the upper surface of the frame body 2.
[0004]
Since the base 1 is required to have high heat dissipation, it is often made of a metal such as a Cu—W alloy or Cu, and the material of the frame 2 has a thermal expansion coefficient close to that of the input / output terminal 3, and Fe-Ni-Co alloys, Fe-Ni alloys and the like that have good machinability are often used.
[0005]
Then, the semiconductor element 4 is mounted on the mounting portion 1a inside the package A, and the electrode on the upper surface of the semiconductor element 4 is connected to the line conductor 3a of the input / output terminal 3 via a bonding wire. The lid 6 is attached to the upper surface of the body 2 and the semiconductor element 4 is hermetically sealed, whereby the semiconductor device B as the final product is obtained.
[0006]
Further, as an optical semiconductor element storage package (hereinafter also referred to as an optical semiconductor package), as shown in a sectional view of FIG. A conventional optical semiconductor package in which an input / output terminal 103 is inserted into a frame 102 that is thicker than the thickness (not shown) and is electrically connected to the inside and outside of the longitudinal side wall 102a. The example of this is shown (refer patent document 1).
[0007]
In this conventional optical semiconductor package, since the frame 102 is joined to the upper surface of the base 101, the rigidity of the side wall 102a in the longitudinal direction of the base 101 is higher than the rigidity of the side wall in the short direction. The deformation of the side wall 102a in the longitudinal direction, which is relatively easy to be deformed, is suppressed, and as a result, the deformation of the base 101 is suppressed, so that the optical axis shift of the optical semiconductor element mounted on the mounting portion 101a is reduced. It has been shown that the change in the optical output of the optical semiconductor element can be suppressed to within 5%. Further, in this optical semiconductor package, it is shown that the outer width can be prevented from being increased because the longitudinal side wall 102a of the frame body 102 is thickened inward.
[0008]
Further, even if the side wall 102a in the longitudinal direction is thickened, the portion where the thickness is reduced and the volume is reduced is the lower portion of the input / output terminal 103, which is a space that is not originally used. It has been shown that the dimensions, shape, and mounting operability have little negative impact.
[0009]
[Patent Document 1]
Japanese Patent Laid-Open No. 10-4245
[0010]
[Problems to be solved by the invention]
However, in the conventional package shown in FIGS. 4 and 5, if the deformation of the base body 1 is suppressed by increasing the thickness of the frame body 2 over the entire circumference, the thickness of the frame body 2 is increased over the entire holidays. Since the area of the mounting portion 1a of the semiconductor element 4 is reduced, the package size must be substantially increased to secure the reduced area, which is contrary to the market demand for miniaturization. It becomes a thing.
[0011]
In the conventional optical semiconductor package as shown in FIG. 6, the input / output terminal 103 joined to the mounting portion 101a provided on the side wall 102a is provided in the intermediate portion in the height direction of the side wall 102a. Since the dead space is directly under the terminal 103, the longitudinal side wall 102a is thickened by using this dead space. However, if the side wall provided with the input / output terminal 103 is a short side wall, As a result, the mounting area of the semiconductor element is reduced by the thickness of the side wall 102a in the longitudinal direction.
[0012]
In recent years, not only optical semiconductor packages but also packages that operate at high frequencies, there is a tendency to increase the area of semiconductor elements mounted inside the package, increase the number of semiconductor elements, and improve workability when mounting semiconductor elements. Has been conspicuous, and a method for preventing the deformation of the base 101 without increasing the thickness of the frame body 102 has been sought.
[0013]
For example, as a method for suppressing deformation of the frame body 102 without increasing the thickness of the frame body 102, it is conceivable to increase the hardness. However, when the hardness is increased, the machinability is deteriorated, resulting in a problem that the yield is extremely lowered or the manufacturing cost becomes too high to be accepted by the market.
[0014]
Therefore, the present invention has been completed in view of the above problems, and its object is to effectively suppress deformation of the package while securing the mounting area of the semiconductor element mounted inside the package. The semiconductor element is prevented from malfunctioning due to heat, and the semiconductor element is prevented from malfunctioning by effectively deriving the heat generated by the semiconductor element by effectively suppressing peeling and the like occurring at the joint of the package with the base. It is an object of the present invention to provide a package and a semiconductor device that prevent the above-described problem.
[0015]
[Means for Solving the Problems]
The package for housing a semiconductor element of the present invention is attached to a rectangular metal base having a mounting portion on which a semiconductor element is mounted on the upper surface so as to surround the mounting portion on the upper surface of the base. A rectangular parallelepiped metal frame, a mounting portion of an input / output terminal comprising a through hole or a notch provided in the frame, and an input / output fitted to the mounting portion In the package for housing a semiconductor element having a terminal, the frame body has rectangular pillar-shaped reinforcing portions whose cross-sectional shape is similar to the outer shape of the frame body at four corners on the inside, and a long side in a plan view. The long side of the frame body is provided in parallel to each other.
[0016]
In the package for housing a semiconductor element of the present invention, the frame has a rectangular column-shaped reinforcing portion having a cross-sectional shape similar to the outer shape of the frame at the four inner corners, and the long side in the plan view and the long side of the frame. Are provided in parallel to each other, so that deformation of the base body can be suppressed without increasing the thickness of the frame. At this time, by providing the long side of the reinforcing portion in plan view and the long side of the frame body in parallel, a force that bends the side wall in the longitudinal direction with respect to the frame body, Even if a force that bends the side wall of the frame is applied, it is a quadrangular prism-shaped reinforcement that resembles the outer shape of the frame, so that the deformation of the base body is effectively suppressed with a small volume of the reinforcement according to the applied force can do.
[0017]
As a result, it is possible to suppress the occurrence of defects such as peeling at the joint between the semiconductor element placed on the mounting part of the base body to which the frame is attached and the mounting part, and the semiconductor element is brought into close contact with the mounting part Therefore, the heat generated by the semiconductor element can be quickly led out to the outside through the substrate. Thereby, an excessive temperature rise of the semiconductor element can be suppressed, and the semiconductor element can be stably and stably operated over a long period of time.
[0018]
Furthermore, since it is not necessary to increase the thickness of the frame in the longitudinal direction and the thickness of the frame over the entire circumference as in the conventional example, the area of the mounting portion on which the semiconductor element is mounted can be widened, As a result, the outer shape of the package can be reduced.
[0019]
In the semiconductor element storage package of the present invention, in the above configuration, the total area of the reinforcing portion in plan view is 1/12 to 1/8 of the outer area of the frame body in plan view. It is characterized by this.
[0020]
In the package for housing a semiconductor element of the present invention, the total area of the reinforcing portions in plan view is 1/12 to 1/8 of the outer area of the frame body in plan view. The mounting portion on which the semiconductor element is mounted in combination with the fact that the deformation can be sufficiently effectively suppressed and the reinforcing portions are provided at the four inner corners of the frame, that is, the portions that have not been effectively used conventionally. Since the area of the substrate is hardly damaged, the package can be reduced in size.
[0021]
In the semiconductor element storage package according to the present invention, the height of the reinforcing portion is 1/3 to 2/3 of the height of the frame.
[0022]
Since the height of the reinforcing portion is 1/3 to 2/3 of the height of the frame body, the package of the present invention can effectively suppress the deformation of the frame body and the base body, and can be placed on the mounting portion. As a result, it is possible to suppress the occurrence of peeling or the like at the junction between the semiconductor element to be placed and the base, and as a result, the semiconductor element can be brought into close contact with the placement portion. The semiconductor element can be reliably and stably operated over a long period of time.
[0023]
In addition, a grounding terminal can be provided on the upper surface of the reinforcing portion using a space formed between the lid on the upper surface of the reinforcing portion, and by connecting the ground electrode of the semiconductor element with a bonding wire, A package capable of greatly reducing generated noise can be provided.
[0024]
The semiconductor device of the present invention includes a semiconductor element storage package of the present invention, a semiconductor element mounted on the mounting portion and electrically connected to the input / output terminal, and an upper surface of the frame body. And a lid joined so as to close the inside of the frame.
[0025]
The semiconductor device of the present invention can operate the semiconductor element stably and reliably over a long period of time by including the package for housing a semiconductor element of the present invention.
[0026]
DETAILED DESCRIPTION OF THE INVENTION
The semiconductor element storage package A and the semiconductor device of the present invention will be described in detail below with reference to the drawings. FIG. 1 is a perspective view showing an example of an embodiment of a semiconductor element housing package A and a semiconductor device according to the present invention. 2A is a plan view of the package A shown in FIG. 1, and FIG. 2B is a cross-sectional view showing another example of the package A for storing semiconductor elements according to the present invention. FIG. 3 is a cross-sectional view showing a state in which the semiconductor element and the upper surface of the reinforcing portion are connected by a bonding wire in the package A of FIG.
[0027]
In addition, the same code | symbol is attached | subjected to the same site | part in FIGS. 1-3.
1 to 3, reference numeral 1 denotes a base, 1 a denotes a mounting portion for the semiconductor element 4, 2 denotes a frame attached to the upper surface of the base 1, 2 a denotes a longitudinal side wall of the frame 2, and 2 b denotes a frame 2. 2c is a mounting portion of an input / output terminal 3 consisting of a through hole or a notch provided in the frame 2, 3 is an input / output terminal fitted to the mounting portion 2c of the frame 2, 3a Is a line conductor formed on the upper surface of the input / output terminal 3, 4 is a semiconductor element such as an integrated circuit element (IC), semiconductor laser (LD), or photodiode (PD), 5 is a reinforcing portion, and 5a is an upper surface of the reinforcing portion. , 6 is a lid, and A is a package of the present invention. The package A according to the present invention basically includes a base body 1, a frame body 2, an input / output terminal 3, and a reinforcing portion 5.
[0028]
The package A of the present invention is attached so as to surround the mounting portion 1a on the upper surface of the base 1 and the rectangular metal base 1 having the mounting portion 1a on which the semiconductor element 4 is mounted. A rectangular parallelepiped frame 2 having a rectangular shape in plan view, a mounting portion 2c of an input / output terminal 3 formed of a through hole or a notch provided in the frame 2, and an input / output fitted to the mounting portion 2c The frame body 2 includes a rectangular column-shaped reinforcing portion 5 having a cross-sectional shape similar to the outer shape of the frame body 2 at the inner four corners, and a long side in a plan view and a long side of the frame body 2. It is provided so as to be parallel to (longitudinal side wall 2a).
[0029]
The substrate 1 is made of a metal such as Cu or Cu—W alloy, and a square plate is obtained by applying a conventionally known metal processing method such as a rolling method, a press molding method, or a punching method to the metal ingot. It is formed into a shape.
[0030]
The reinforcing portions 5 formed at the four corners of the frame body 2 have a shape similar to the outer shape of the frame body 2 in a plan view, so as to protrude inside the four corners of the frame body 2 and in the plan view. The long side is provided in parallel with the side wall 2 a in the longitudinal direction of the frame body 2, and the short side is provided in parallel with the side wall 2 b in the short direction of the frame body 2. As a result, even if an external force that bends the side wall 2a in the longitudinal direction or the side wall 2b in the short direction acts, the side wall 2a in the longitudinal direction and the side wall 2b in the short direction that the reinforcing portion 5 is particularly susceptible to bending stress. Since the cross-sectional shape of the reinforcing portion 5 is a quadrangle similar to the outer shape of the frame body 2, the external force in any direction depends on the external force. As a result, the deformation of the base body 1 to which the frame body 2 is attached is suppressed by the small volume reinforcing portion 5. As a result, the occurrence of cracks and peeling at the joint portion of the semiconductor element 4 placed on the substrate 1 with the placement portion 1a is effectively suppressed, and the semiconductor element 4 and the placement portion 1a can be brought into close contact with each other. Thus, the heat generated by the semiconductor element 4 can be quickly led out to the outside through the substrate 1.
[0031]
In the package A of the present invention, when the total area in the plan view of the reinforcing portion 5 is 1/12 to 1/8 of the area of the outer shape in the plan view of the frame 2, the reinforcing portion 5 is the frame. 2 is an appropriate size with respect to the area of the outer shape in plan view, and the reinforcing portion 5 can effectively reinforce the frame body 2 and suppress deformation of the base body 1, so that the frame body 2 can be reduced in size. .
[0032]
Furthermore, since the reinforcing portions 5 are provided at the four inner corners of the frame body 2, that is, at portions that have not been effectively used conventionally, the area of the mounting portion 1a on which the semiconductor element 4 is mounted is substantially damaged. Therefore, the package A can be reduced in size.
[0033]
When the total area in plan view of the reinforcing portion 5 is less than 1/12 of the area of the outer shape of the frame body 2 in plan view, the reinforcing portion 5 is compared to the area of the outer shape of the frame body 2 in plan view. The frame 2 may not be sufficiently reinforced because it becomes too small, and if it exceeds 1/8, the reinforcing portion 5 becomes too large relative to the area of the outer shape of the frame 2 in plan view. The size may increase.
[0034]
In the package A of the present invention, when the height of the reinforcing portion 5 is 1/3 to 2/3 of the height of the frame 2 as shown in FIG. Since the portion where the bending stress is easily applied can be reinforced, the deformation of the frame body 2 can be effectively suppressed. Accordingly, it is possible to make it difficult for cracks and peeling to occur at the joint between the semiconductor element 4 mounted on the mounting portion 1a and the mounting portion 1a of the base 1, and the reliability of the semiconductor element 4 can be maintained over a long period of time. It can be operated stably.
[0035]
Further, the grounding performed via the conventional input / output terminal 3 can be strengthened by using the upper surface 5a of the reinforcing portion 5 as shown in FIG. As a result, noise generated in the semiconductor element 4 can be removed extremely effectively. Further, since the connection work is easier than the connection of the bonding wire to the grounding electrode on the input / output terminal 3, since the grounding can be surely performed, the reliability of the connection of the grounding bonding wire is improved. It will be very expensive.
[0036]
If the height of the reinforcing part 5 is less than 1/3 of the height of the frame body 2, the height of the reinforcing part 5 from the base 1 side becomes too low, so that the reinforcing effect is reduced and the base 1 is deformed. May be allowed If it exceeds 2/3, the grounding bonding wire from the semiconductor element 4 cannot be easily joined to the upper surface 5a of the reinforcing portion 5.
[0037]
In addition, the reinforcement part 5 should just be made simultaneously with formation of the frame 2 in the case of machining, such as cutting and press work.
[0038]
The frame body 2 is made of an Fe—Ni—Co alloy, Fe—Ni alloy, or the like, and is obtained by mixing and melting such metal powder as a plate-like body, which is predetermined by a roll rolling method. The obtained sheet-like member is made into a pipe-like member by a conventionally known drawing method. The obtained pipe-like member is processed stepwise by a conventionally well-known drawing method to obtain a pipe having a quadrangular cross-sectional shape. By cutting this pipe into an appropriate length, the frame 2 and the members that will be the reinforcing portions 5 are produced.
[0039]
Next, the frame 2 having the reinforcing portion 5 and the mounting portion 2c of the input / output terminal 3 is obtained by cutting out by cutting while leaving predetermined portions of the inner four corners which become the reinforcing portion 5 on the inner surface of the member.
[0040]
The input / output terminal 3 is made of alumina (Al 2 O 3 ) It is made of ceramics such as a sintered material (alumina ceramics), and when it is made of alumina ceramics, it is produced as follows. First, Al 2 O 3 Powder and calcium oxide (SiO 2 as a sintering aid) 2 ), Calcium oxide (CaO), magnesium oxide (MgO), etc., and a suitable binder and solvent are mixed to form a slurry. Next, the slurry is formed into a ceramic green sheet having a predetermined thickness by a tape forming method such as a conventionally known doctor blade method.
[0041]
Next, a plurality of punched portions of the input / output terminal 3 that have been punched into a predetermined shape from a plurality of ceramic green sheets are stacked, and the portion that becomes the flat plate portion of the input / output terminal 3 is similarly ceramic green sheet. A plurality of sheets punched into a predetermined shape are laminated, and a metal paste mainly composed of a metal such as tungsten (W) serving as the line conductor 3a is formed on the upper surface of the ceramic green sheet laminate serving as the flat plate portion by well-known screen printing. The pattern to be the ground conductor layer is applied and formed in the same manner on the lower and side surfaces. Similarly, a metal paste is applied and formed on the side surface and the upper surface of the ceramic green sheet laminate that becomes the standing wall, and then these ceramic green sheet laminates are laminated, thereby forming the ceramic green sheet that becomes the input / output terminal 3. A laminate is obtained.
[0042]
The obtained ceramic green sheet laminate is cut to a predetermined length and fired at a temperature of 1500 to 1600 ° C. in a non-oxidizing atmosphere to obtain an input / output terminal 3 made of alumina ceramics.
[0043]
In the package A of the present invention, the input / output terminal 3 is fitted to the mounting portion 2c of the frame 2 provided with the reinforcing portion 5 and joined with a brazing material such as Ag brazing. The terminal 3 is joined via a brazing material such as Ag brazing so as to surround the mounting portion 1a on which the semiconductor element 4 on the upper surface of the base 1 is mounted, and then the base 1, the frame 2, and the input / output terminal 3 It is obtained by applying nickel plating for preventing oxidation to exposed metal surface portions such as the line conductor 3a
Next, the semiconductor element 4 is mounted and fixed on the mounting portion 1a of the package A of the present invention with a resin adhesive or the like, the electrode on the upper surface of the semiconductor element 4, the line conductor 3a of the input / output terminal 3, and if necessary. The grounding electrode on the semiconductor element 4 and the upper surface 5a of the reinforcing portion 5 are electrically connected via a bonding wire, and then the lid body 6 made of Fe—Ni—Co alloy or the like is framed on the upper surface of the frame body 2. The semiconductor device of the present invention is obtained by joining by brazing or seam welding so as to block the inside of the body 2. Then, one end of a lead terminal or the like is joined to the outside of the frame 2 of the line conductor 3a, and the other end of the lead terminal is electrically connected to the external electric circuit, whereby the semiconductor element 4 and the external electric circuit are connected. The semiconductor element 4 operates by inputting and outputting a high frequency signal.
[0044]
The semiconductor device of the present invention can quickly dissipate the heat generated by the semiconductor element 4 to the outside through the base body 1 by the semiconductor element storage package A of the present invention, so that the temperature rise of the semiconductor element 4 can be prevented. A semiconductor device that operates stably with high reliability over a period of time can be obtained.
[0045]
【Example】
An embodiment of the semiconductor element storage package A of the present invention will be described below.
[0046]
(Example 1)
The package A of FIG. 1 was produced as follows. That is, Fe—Ni— 10 mm long × 14 mm wide × 2 mm thick × 6 mm high so as to surround the mounting portion 1 a on the upper surface of the base 1 made of a Cu—W alloy 10 mm long × 20 mm wide × 1 mm thick. The frame body 2 made of Co alloy was attached through a brazing material preform made of Ag brazing using a belt furnace in a non-oxidizing atmosphere at a maximum temperature of 850 ° C. and a holding time of 10 minutes.
[0047]
Reinforcing portions 5 are provided at the four inner corners of the frame body 2 so that the cross-sectional shape is similar to the outer shape of the frame body 2 and the long side in plan view and the long side of the frame body 2 are parallel to each other. The total area of the reinforcing portion 5 in plan view is 1/13, 1/12, 1/11, 1/8, 1/7, 1/6 with respect to the area of the outer shape of the frame 2 in plan view. 20 samples for each area were prepared for each group. In addition, as a comparative example, 20 samples of the group B without the reinforcing portion 5 and 10 samples of the group C in which the area in plan view is the same as the sample of the group A and the shape of the reinforcing portion is square are 10 for each area. Individually made. The samples were evaluated by measuring the warpage of the substrate 1 after the samples were produced. The measurement of the warpage was performed using a non-contact measuring device (“bright 504” manufactured by Mitutoyo Corporation) using a laser with the sample held at 100 ° C. As the measurement result, a semiconductor device 4 having a thickness of 50 μm or less capable of bringing the semiconductor element 4 into close contact with the substrate 1 was regarded as acceptable. The results are shown in Table 1. The numbers in each column in Table 1 indicate the average value of the number of samples.
[0048]
[Table 1]
Figure 2005019897
[0049]
In Table 1, the area ratio column indicates a value obtained by dividing the total area of the reinforcing portion 5 in plan view by the area of the outer shape of the frame body 2. The size of the reinforcing portion 5 indicates the vertical and horizontal size of the reinforcing portion 5 in plan view. Further, the columns of the A group, the B group, and the C group indicate samples of the A group, the B group, and the C group, respectively.
[0050]
From Table 1, the cross-sectional shape of the reinforcing portion 5 is similar to the outer shape of the frame body 2, and any area in the group A sample provided so that the long side in plan view and the long side of the frame body 2 are parallel to each other It was found that even the ratio showed better results than the other groups of samples.
[0051]
Further, when the total area of the reinforcing portion 5 in plan view is 1/12 or more compared to the area of the outer shape of the frame body 2 in plan view, the warp is 30 μm or less and the warp of the base 1 is particularly effective. When the ratio is 1/13 or less, the warpage may be 42.5 μm and the semiconductor element 4 may not be adhered to the substrate 1, and the bonding reliability of the semiconductor element 4 may be reduced. It was.
[0052]
On the other hand, when the ratio of the total area in plan view of the reinforcing portion 5 to the outer area in plan view of the frame 2 is 1/7 or more, the area of the mounting portion 1a for mounting the semiconductor element 4 is as follows. In order to ensure, the frame body 2 may be enlarged.
[0053]
(Example 2)
Next, 50 samples in which the total area in plan view of the reinforcing portions 5 evaluated in Example 1 is 1/10 of the area of the outer shape of the frame body 2 are prepared, and the reinforcing portions 5 in these samples are arranged on the top surface. 10 samples each having a height of 1/6, 1/3, 1/2, 2/3, and 5/6 of the frame 2 were prepared. At this time, ten samples were prepared separately as comparative examples in which the height of the reinforcing portion 5 was the same as the height of the frame 2. And the magnitude | size of curvature was measured and evaluated on the same conditions as Example 1 about these samples. The results are shown in Table 2.
[0054]
[Table 2]
Figure 2005019897
[0055]
From Table 2, it was found that if the height of the reinforcing portion 5 is less than 1/3, the magnitude of the warpage becomes large and the effect of the reinforcing portion 5 cannot be sufficiently obtained. When the height of the reinforcing portion 5 exceeds 2/3, the upper surface of the reinforcing portion 5 is bonded when the ground electrode of the internal semiconductor element 4 and the grounding terminal formed on the upper surface 5a of the reinforcing portion 5 are wire-bonded. In some cases, the space between the cover 5 and the space 5a becomes too small to cause wire bonding. On the other hand, the sample in which the height of the reinforcing portion 5 is 1/3 to 2/3 of the height of the frame body 2 has a sufficient effect for preventing warpage, and is formed on the upper surface 5a of the reinforcing portion 5. Wire bonding between the grounding terminal and the ground electrode of the semiconductor element 4 can be easily performed, and the grounding of the semiconductor element 4 can be strengthened.
[0056]
It should be noted that the present invention is not limited to the above-described embodiments and examples, and various modifications may be made without departing from the scope of the present invention. For example, in the above embodiments and examples, the case where the package A of the present invention accommodates the semiconductor element 4 such as an IC or LSI has been described. However, the optical semiconductor element such as a semiconductor laser (LD) or a photodiode (PD). May be applied to an optical semiconductor package for storing the same, and the same effect as described above can be obtained. In this case, a through hole for attaching an optical fiber may be provided in the frame body 2.
[0057]
【The invention's effect】
The semiconductor element storage package of the present invention is a plan view in which a semiconductor element is mounted on the upper surface and has a rectangular metal base having a mounting portion, and is mounted on the upper surface of the base so as to surround the mounting portion. A rectangular parallelepiped metal frame, an input / output terminal mounting portion including a through hole or a notch provided in the frame, and an input / output terminal fitted to the mounting portion. In the package for storing semiconductor elements, the frame has a rectangular columnar reinforcing portion having a cross-sectional shape similar to the outer shape of the frame at the four inner corners, and the long side in the plan view and the long side of the frame are Since they are provided so as to be parallel to each other, deformation of the substrate can be suppressed without increasing the thickness of the frame. At this time, by providing the long side of the reinforcing portion in plan view and the long side of the frame body in parallel, a force that bends the side wall in the longitudinal direction with respect to the frame body, Even if a force that bends the side wall of the frame is applied, the reinforcement portion is similar to the outer shape of the frame body, so that the deformation of the base body can be effectively suppressed with a small volume reinforcement portion according to the applied force. it can.
[0058]
As a result, it is possible to suppress the occurrence of defects such as peeling at the joint portion between the semiconductor element placed on the mounting portion of the base body to which the frame is attached and the mounting portion, and the semiconductor element is brought into close contact with the placing portion. Therefore, the heat generated by the semiconductor element can be quickly led out to the outside through the substrate. Thereby, an excessive temperature rise of the semiconductor element can be suppressed, and the semiconductor element can be stably and stably operated over a long period of time.
[0059]
Furthermore, since it is not necessary to increase the thickness of the frame in the longitudinal direction and the thickness of the frame over the entire circumference as in the conventional example, the area of the mounting portion on which the semiconductor element is mounted can be widened, As a result, the outer shape of the package can be reduced.
[0060]
Further, in the semiconductor element housing package of the present invention, in the above configuration, the total area of the reinforcing portion in plan view is 1/12 to 1/8 of the area of the outer shape in plan view of the frame. Thus, the deformation of the frame can be suppressed sufficiently effectively, and the semiconductor element is coupled with the fact that the reinforcing portions are provided at the four corners inside the frame, that is, the portions that have not been effectively utilized conventionally. Since the area of the mounting portion to be mounted is not substantially damaged, the package can be reduced in size.
[0061]
Further, in the semiconductor element storage package of the present invention, in the above configuration, since the height of the reinforcing portion is 1/3 to 2/3 of the height of the frame body, the deformation of the frame body and the base body is effectively performed. It is possible to suppress the occurrence of peeling or the like at the joint between the semiconductor element placed on the placement portion and the base, and as a result, the semiconductor element can be brought into close contact with the placement portion. Therefore, an excessive temperature rise of the semiconductor element can be suppressed, and the semiconductor element can be stably and stably operated for a long time.
[0062]
In addition, a grounding terminal can be provided by utilizing a space formed between the upper surface of the reinforcing portion and the ground electrode of the semiconductor element is connected by a bonding wire, so that noise generated in the semiconductor element is increased. A package that can be reduced can be provided.
[0063]
A semiconductor device according to the present invention includes a semiconductor element storage package according to the present invention, a semiconductor element mounted on a mounting portion and electrically connected to an input / output terminal, and a frame body on an upper surface of the frame body. By providing the lid joined so as to close the inside of the semiconductor device, the semiconductor element can be stably and stably operated over a long period of time.
[Brief description of the drawings]
FIG. 1 is an exploded perspective view showing an example of an embodiment of a package for housing a semiconductor element of the present invention.
2A is a plan view of FIG. 1, and FIG. 2B is a cross-sectional view showing another example of a package for housing a semiconductor element of the present invention.
3 is a cross-sectional view showing a state in which the semiconductor element and the upper surface of the reinforcing portion are connected by a bonding wire in the package for housing a semiconductor element shown in FIG. 2 (b).
FIG. 4 is a plan view showing an example of a conventional package for housing semiconductor elements.
5 is a cross-sectional view of the semiconductor element storage package of FIG. 4;
FIG. 6 is a sectional view showing another example of a conventional package for housing semiconductor elements.
[Explanation of symbols]
1: Substrate
1a: Placement part
2: Frame
2a: Longitudinal side wall
2b: Side wall in the short direction
2c: Mounting part
3: Input / output terminal
4: Semiconductor element
5: Reinforcement part
6: Lid
A: Package for semiconductor element storage

Claims (4)

上面に半導体素子が載置される載置部を有する四角形状の金属製の基体と、該基体の上面に前記載置部を囲繞するように取着された平面視形状が長方形である直方体状の金属製の枠体と、該枠体に設けられた貫通孔または切欠きから成る入出力端子の取付部と、該取付部に嵌着された入出力端子とを具備している半導体素子収納用パッケージにおいて、前記枠体は、内側の4隅に横断面形状が前記枠体の外形に相似な四角柱状の補強部が、その平面視における長辺と前記枠体の長辺とが平行になるようにして設けられていることを特徴とする半導体素子収納用パッケージ。A rectangular metal base having a mounting portion on which a semiconductor element is mounted on the upper surface, and a rectangular parallelepiped shape having a rectangular shape in plan view attached so as to surround the mounting portion on the upper surface of the base A semiconductor element housing comprising a metal frame, an input / output terminal mounting portion including a through-hole or a notch provided in the frame, and an input / output terminal fitted in the mounting portion In the package for a frame, the frame body has square columnar reinforcing portions having cross-sectional shapes similar to the outer shape of the frame body at four inner corners, and the long side in plan view and the long side of the frame body are parallel to each other A package for housing a semiconductor element, wherein the package is provided as described above. 前記補強部は、平面視での面積の合計が前記枠体の平面視での外形の面積の1/12乃至1/8であることを特徴とする請求項1記載の半導体素子収納用パッケージ。2. The package for housing a semiconductor element according to claim 1, wherein a total area of the reinforcing portion in a plan view is 1/12 to 1/8 of an outer area of the frame in a plan view. 前記補強部は、高さが前記枠体の高さの1/3乃至2/3であることを特徴とする請求項1または請求項2記載の半導体素子収納用パッケージ。3. The package for housing a semiconductor element according to claim 1, wherein the reinforcing portion has a height of 1/3 to 2/3 of the height of the frame. 請求項1乃至請求項3のいずれかに記載の半導体素子収納用パッケージと、前記載置部に載置されるとともに前記入出力端子に電気的に接続された半導体素子と、前記枠体の上面に前記枠体の内側を塞ぐように接合された蓋体とを具備していることを特徴とする半導体装置。The semiconductor element storage package according to any one of claims 1 to 3, a semiconductor element mounted on the mounting portion and electrically connected to the input / output terminal, and an upper surface of the frame And a lid joined so as to close the inside of the frame.
JP2003185889A 2003-06-27 2003-06-27 Package for containing semiconductor element, and semiconductor device Pending JP2005019897A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003185889A JP2005019897A (en) 2003-06-27 2003-06-27 Package for containing semiconductor element, and semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003185889A JP2005019897A (en) 2003-06-27 2003-06-27 Package for containing semiconductor element, and semiconductor device

Publications (1)

Publication Number Publication Date
JP2005019897A true JP2005019897A (en) 2005-01-20

Family

ID=34185170

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003185889A Pending JP2005019897A (en) 2003-06-27 2003-06-27 Package for containing semiconductor element, and semiconductor device

Country Status (1)

Country Link
JP (1) JP2005019897A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013172064A (en) * 2012-02-22 2013-09-02 Kyocera Corp Package for housing electronic component and electronic apparatus
WO2014017110A1 (en) * 2012-07-27 2014-01-30 京セラ株式会社 Wiring board and package, and electronic device
JP2015230937A (en) * 2014-06-04 2015-12-21 Necスペーステクノロジー株式会社 Package and method of manufacturing package
CN112071806A (en) * 2020-08-31 2020-12-11 中国电子科技集团公司第五十五研究所 High-power metal ceramic packaging shell for large-size multi-chip circuit and preparation method thereof

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2013172064A (en) * 2012-02-22 2013-09-02 Kyocera Corp Package for housing electronic component and electronic apparatus
WO2014017110A1 (en) * 2012-07-27 2014-01-30 京セラ株式会社 Wiring board and package, and electronic device
CN103703559A (en) * 2012-07-27 2014-04-02 京瓷株式会社 Wiring board and package, and electronic device
JP2015230937A (en) * 2014-06-04 2015-12-21 Necスペーステクノロジー株式会社 Package and method of manufacturing package
CN112071806A (en) * 2020-08-31 2020-12-11 中国电子科技集团公司第五十五研究所 High-power metal ceramic packaging shell for large-size multi-chip circuit and preparation method thereof

Similar Documents

Publication Publication Date Title
US8242387B2 (en) Electronic component storing package and electronic apparatus
US7531895B2 (en) Integrated circuit package and method of manufacture thereof
JP4926033B2 (en) Circuit board, package using the same, and electronic device
JP2005019897A (en) Package for containing semiconductor element, and semiconductor device
JP2005150133A (en) Container for housing semiconductor element
JPWO2019208577A1 (en) Heat dissipation board and electronic device
EP4040475A1 (en) Lid body, electronic component accommodation package, and electronic device
US20020051353A1 (en) High-frequency ceramic package
JP4458999B2 (en) Multi-circuit board, electronic component storage package and electronic device
US20190279923A1 (en) Semiconductor package and semiconductor apparatus
JP6809914B2 (en) Semiconductor packages and semiconductor devices
JP7017341B2 (en) Semiconductor packages and semiconductor devices
JP3984107B2 (en) Manufacturing method of high-frequency semiconductor element storage package
JP6258748B2 (en) Semiconductor element storage package and semiconductor device
JP3840159B2 (en) Semiconductor element storage package and semiconductor device
JP2009277794A (en) Package for semiconductor element storage
JP2009054967A (en) Package for electronic component storage, and electronic device
CN112352309B (en) Substrate and semiconductor device
JP6809813B2 (en) Semiconductor packages and semiconductor devices
JP6698492B2 (en) Semiconductor package and semiconductor device
JP2003197803A (en) Semiconductor package
JP2012138437A (en) Electronic component housing package
JP2009158537A (en) Package for housing semiconductor element
JP2005159251A (en) Electronic part housing package, and electronic equipment
JP3810352B2 (en) I / O terminal and semiconductor element storage package