JP2004277837A - Surface treatment method, manufacturing methods of electronic component and connector pin, and electronic component - Google Patents

Surface treatment method, manufacturing methods of electronic component and connector pin, and electronic component Download PDF

Info

Publication number
JP2004277837A
JP2004277837A JP2003072913A JP2003072913A JP2004277837A JP 2004277837 A JP2004277837 A JP 2004277837A JP 2003072913 A JP2003072913 A JP 2003072913A JP 2003072913 A JP2003072913 A JP 2003072913A JP 2004277837 A JP2004277837 A JP 2004277837A
Authority
JP
Japan
Prior art keywords
metal
wettability
area
solder
soldering
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003072913A
Other languages
Japanese (ja)
Other versions
JP4091458B2 (en
Inventor
Fusatoshi Hara
房利 原
Makio Nishizawa
巻夫 西澤
Tadashi Kurashina
匡 倉科
Masashi Yanagisawa
政志 柳沢
Makoto Noguchi
真 野口
Zenichi Yoshida
善一 吉田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Yamato Electric Ind Co Ltd
Original Assignee
Yamato Electric Ind Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Yamato Electric Ind Co Ltd filed Critical Yamato Electric Ind Co Ltd
Priority to JP2003072913A priority Critical patent/JP4091458B2/en
Publication of JP2004277837A publication Critical patent/JP2004277837A/en
Application granted granted Critical
Publication of JP4091458B2 publication Critical patent/JP4091458B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Electroplating Methods And Accessories (AREA)
  • Other Surface Treatments For Metallic Materials (AREA)
  • Manufacturing Of Electrical Connectors (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a surface treatment method which efficiently forms a soldering area with high solder wettability and a non-soldering area with low or no solder wettability, manufacturing methods of an electronic component and a connector pin, and an electronic component. <P>SOLUTION: In manufacturing the connector pin 1, a gold-plating layer 12 is formed on the surface of a nickel-plating ground layer 11, and a prescribed area is irradiated with a laser. This results in partial removal of the gold-plating layer 12 in the laser-irradiated area and formation of the non-soldering area 3 comprising a mixed layer 13 wherein gold and nickel are dispersed. Meanwhile, in other areas not irradiated with the laser, the gold-plating layer 12 remains intact to form the soldering area 2. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

【0001】
【発明の属する技術分野】
本発明は、半田付け領域と非半田付け領域と形成するための表面処理方法、この表面処理方法を用いた電子部品並びにコネクタピンの製造方法、および電子部品に関するものである。
【0002】
【従来の技術】
電子部品を電気的に接続するのには、一般的に半田が使用されているが、半田の場合には、溶融した半田が不必要な領域にまで這い上がって短絡を起こす場合がある。このため、電子部品のうち、例えば、コネクタピンでは、図5(A)、(B)、(C)に示すように、半田によって回路基板との電気的な接続が行われる先端側、および他の電子部品との電気な接続が行われる基端側には、下地のニッケルめっき層11の表面に金めっき層12を形成して半田付け領域2を形成する一方、長手方向の途中部分に、下地のニッケルめっき層11が露出している非半田付け領域3′を形成している。このため、コネクタピン1′の基端側に半田付けを行う際、溶融した半田は、非半田付け領域2′によって這い上がりが防止され、先端側に到達しないので、回路基板に形成されているパターンが半田で短絡することがない。
【0003】
このような構成のコネクタピン1′を製造する際には、銅などからなる基材10の表面全体にニッケルめっき層11を形成した後、非半田付け領域3′を形成すべき領域をマスクでコーティングし、マスクの形成されていない領域に対して選択的に金めっき層12を形成し、しかる後に、マスクを除去する。また、基材10の表面全体にニッケルめっき層11を形成した後、基端側および先端側のみに金めっき層12を形成してもよい。
【0004】
【発明が解決しようとする課題】
しかしながら、従来のコネクタピン1′の製造方法では、マスクを利用する方法、あるいは選択的に金めっき層12を形成する方法のいずれにおいても、生産性が低いという問題点がある。
【0005】
以上の問題点に鑑みて、本発明の課題は、半田の濡れ性の高い半田付け領域と、半田濡れ性の低い、あるいは半田が濡れない非半田付け領域を効率よく形成することのできる表面処理方法、電子部品並びにコネクタピンの製造方法、および電子部品を提供することにある。
【0006】
【課題を解決するための手段】
上記課題を解決するために、本発明では、半田濡れ性が低い、あるいは半田が濡れない低濡れ性金属からなる下層側金属層の表面に、前記低濡れ性金属よりも半田濡れ性の高い高濡れ性金属からなる上層側金属層が積層された処理対象物の表面に対して、その所定領域にレーザ光を照射し、当該レーザ光の照射領域によって非半田付け領域とする一方、その他の領域に半田付け領域を形成することを特徴とする。
【0007】
本発明では、低濡れ性金属からなる下層側金属層の表面に高濡れ性金属からなる上層側金属層が積層された処理対象物の表面に対して、その所定領域にレーザ光を照射すると、この所定領域(レーザ光の照射領域)では、上層側金属層が完全に除去されて、下層側金属層が露出した状態になるか、あるいは、上層側金属層の一部が除去されて高濡れ性金属と低濡れ性金属との混合層が露出した状態になり、その他の領域には、高濡れ性金属からなる上層側金属層が残る。このため、レーザ光の照射領域に、高濡れ性金属がそのままの状態では残っていない非半田付け領域が形成できる一方、その他の領域に、高濡れ性金属がそのまま残る半田付け領域を形成できる。それ故、部分めっきなどの手法を用いなくても、半田付け領域と非半田付け領域を効率よく形成することができる。
【0008】
本発明の別の形態では、半田濡れ性の高い高濡れ性金属からなる下層側金属層の表面に、前記高濡れ性金属よりも半田濡れ性の低い、あるいは半田が濡れない低濡れ性金属からなる上層側金属層が積層された処理対象物の表面に対して、その所定領域にレーザ光を照射し、当該レーザ光の照射領域によって半田付け領域を形成する一方、その他の領域に非半田付け領域を形成することを特徴とする。
【0009】
本発明では、高濡れ性金属からなる下層側金属層の表面に低濡れ性金属からなる上層側金属層が積層された処理対象物の表面に対して、その所定領域にレーザ光を照射すると、この所定領域(レーザ光の照射領域)では、上層側金属層が完全に除去されて、下層側金属層が露出した状態になるか、あるいは、上層側金属層の一部が除去されて高濡れ性金属と低濡れ性金属との混合層が露出した状態になり、その他の領域には、低濡れ性金属からなる上層側金属層が残る。このため、レーザ光の照射領域に、低濡れ性金属がそのままの状態では残っていない半田付け領域を形成できる一方、その他の領域に、低濡れ性金属がそのまま残る非半田付け領域を形成できる。それ故、部分めっきなどの手法を用いなくても、半田付け領域と非半田付け領域を効率よく形成することができる。
【0010】
本発明において、前記所定領域(レーザ光の照射領域)では、前記上層側金属層が完全に除去され、前記下層側金属層が露出している構成であってもよいが、前記所定領域では、前記上層側金属層の一部が除去されているとともに、前記高濡れ性金属と前期低濡れ性金属との混合層が露出していることが好ましい。このように構成すると、所定領域(レーザ光の照射領域)の上層側金属層を完全に除去する場合と比較して、レーザ照射時間の短縮などを図ることができる。また、下層側金属層あるいは上層側金属層の材質によっては、下層側金属層が露出している場合と違って、局部電池による腐蝕などを防止することができる。
【0011】
本発明を適用した電子部品では、半田濡れ性が低い、あるいは半田が濡れない低濡れ性金属からなる下層側金属層の表面に、前記低濡れ性金属よりも半田濡れ性の高い高濡れ性金属からなる上層側金属層が積層された半田付け領域と、前記高濡れ性金属と前記低濡れ性金属との混合層が露出した非半田付け領域とが形成されていることを特徴とする。
【0012】
また、本発明を適用した別の電子部品では、半田濡れ性の高い高濡れ性金属からなる下層側金属層の表面に、前記高濡れ性金属よりも半田濡れ性の低い、あるいは半田が濡れない低濡れ性金属からなる上層側金属層が積層された非半田付け領域と、前記高濡れ性金属と前記低濡れ性金属との混合層が露出した半田付け領域とが形成されていることを特徴とする。
【0013】
本発明において、前記高濡れ性金属は、例えば、金、金合金、銀、あるいは銀合金であり、前記低濡れ性金属は、例えば、ニッケル、ニッケル合金、銅、あるいは銅合金である。
【0014】
本発明に係る表面処理方法は、例えば、表面に前記半田付け領域と前記非半田付け領域とを備えた電子部品を製造するのに用いられる。
【0015】
本発明において、前記電子部品を形成するための前記処理対象物をフレームに対してその長手方向に複数、接続した状態とし、前記処理対象物が複数、接続された前記フレームをその長手方向に搬送する途中でローラ面上を通し、該ローラ面上で姿勢を変える前期処理対象物に対して前記レーザ光を照射することが好ましい。このように構成すると、ローラ面上で電子部品を形成するための前記処理対象物をフレームに対してその長手方向に複処理対象物が姿勢を変えるので、少なくとも2つの面に対してレーザ光を照射することができる。
【0016】
本発明が適用される電子部品としては、例えば、前記半田付け領域と前記非半田付け領域とが長手方向で隣接するコネクタピンを例示することができる。
【0017】
【発明の実施の形態】
添付図面を参照して、本発明に係る実施形態について説明する。なお、本発明は各種の電子部品などに適用することができるが、以下の説明では、コネクタピンの製造に本発明を適用した例に説明する。
【0018】
[実施の形態1]
(電子部品の構成)
図1(A)、(B)、(C)はそれぞれ、本発明を適用したコネクタピンの斜視図、半田付け領域における断面図、および非半田付け領域における断面図である。
【0019】
図1(A)、(B)、(C)に示すように、本発明を適用したコネクタピン1(電子部品)は、回路基板の接続が行われる先端側、および他の電子部品との電気な接続が行われる基端側に、下地のニッケルめっき層11(半田濡れ性が低い、あるいは半田が濡れない低濡れ性金属からなる下層側金属層)の表面に金めっき層12(半田濡れ性が高い高濡れ性金属からなる上層側金属層)が形成されている半田付け領域2を有する一方、長手方向の途中部分には、金めっき層12の一部が除去されて金とニッケルとの混合層13が露出した非半田付け領域3を備えている。このため、コネクタピン1の基端側に半田付けを行う際、溶融した半田は、非半田付け領域3によって這い上がりが防止され、先端側に到達しないので、回路基板に形成されているパターンが半田で短絡することがない。
【0020】
(電子部品の製造方法)
図2(A)〜(I)はそれぞれ、本発明に係るコネクタピンの製造に用いたコネクタピン素材の斜視図、その半田付け領域における断面図、その非半田付け領域における断面図、コネクタピン素材の所定領域にレーザ光を照射する様子を示す斜視図、その半田付け領域における断面図、その非半田付け領域における断面図、コネクタピン素材の所定領域にレーザ光を照射し終えた後の様子を示す斜視図、その半田付け領域における断面図、その非半田付け領域における断面図である。
【0021】
本発明に係るコネクタピン1を製造するにあたって、本形態では、図2(A)、(B)、(C)に示すように、銅などからなる基材10の表面全体にニッケルめっき層11を形成した後、その表面全体に金めっき層12を形成する。
【0022】
次に、図2(D)、(E)、(F)に示すように、コネクタピン素材5の表面に対して、その所定領域(非半田付け領域3を形成する領域)にレーザ光を照射する。なお、図2(D)、(E)、(F)では、断面矩形のコネクタピン素材5の表面のうち、上面51のみにレーザ光を照射している様子を示してあるが、コネクタピン素材5の4つの面全体にレーザ光を照射する。
【0023】
その結果、図2(G)、(H)、(I)に示すように、レーザ光の照射領域では、金めっき層12の一部が除去されるとともに、金とニッケルとが拡散し合い、ニッケルと金との混合層13が形成される。これに対して、レーザ光の照射されなかったその他の領域では、金めっき層12がそのまま残る。なお、図2(G)、(H)、(I)では、断面矩形のコネクタピン素材5の表面のうち、上面51のみにニッケルと金との混合層13が形成された様子を示してあるが、コネクタピン素材の4つの面全体にニッケルと金との混合層13が形成される。
【0024】
ここで、混合層13におけるニッケルと金との比率と、半田の濡れ性との関係を検討した結果を表1、および表2に示す。表1には、レーザ照射条件として、波長1060nmのレーザ光を周波数60kHzで照射した結果を示す。表2には、レーザ照射条件として、波長266nmのレーザ光を周波数10Hzで照射した結果を示す。なお、混合層13におけるニッケルと金との比率については、レーザ光の照射時間およびレーザ出力によって任意の条件に変えた。
【0025】
【表1】

Figure 2004277837
【0026】
【表2】
Figure 2004277837
【0027】
表1、表2に示すように、ニッケルと金との比率が55:45を境界とし、それ以上、金の比率が高くなると、半田の濡れ性が高く、ニッケルの比率が高くなると、半田の濡れ性が低くなる。
【0028】
従って、図1および図2(G)、(I)において、レーザ光の照射領域で露出する混合層13のニッケルと金との比率を55:45よりもニッケルの比率が高くすれば、レーザ光の照射領域を、半田の濡れ性が低い非半田付け領域3とすることができる。これに対して、レーザ光の照射されなかったその他の領域では、金めっき層12がそのまま残るので、半田付け領域2とすることができる。それ故、部分めっきなどの手法を用いなくてもよいので、半田付け領域2と非半田付け領域3を備えたコネクタピン1を効率よく製造することができる。
【0029】
また、本形態では、レーザ光の照射領域(非半田付け領域3)では、金めっき層12の一部が除去され、そこに金とニッケルの混合層13が残っている。このような構成であれば、レーザ光の照射領域(非半田付け領域3))で金めっき層12を完全に除去する場合と比較して、レーザ照射時間の短縮などを図ることができる。また、ニッケルめっき層11が露出している場合と違って、局部電池による腐蝕などを防止することができる。
【0030】
なお、本形態では、レーザ光の照射領域(非半田付け領域3)では、金めっき層12の一部が除去され、そこに金とニッケルの混合層13が残っている構成であったが、レーザ光の照射領域(非半田付け領域3)では、金めっき層12が完全に除去され、ニッケルめっき層13が露出している構成であってもよい。
【0031】
(コネクタピン製造装置の構成例)
図3(A)、(B)はそれぞれ、本発明に係るコネクタピンの製造装置の要部を示す説明図、およびこの製造装置においてレーザ光がコネクタピン素材の2つの面に照射される様子を示す説明図である。図4は、本発明に係るコネクタピンの製造装置においてレーザ光がコネクタピン素材の4つの面に照射される様子を示す説明図である。
【0032】
コネクタピン1の製造は、図3(A)、(B)に示すように、コネクタピン素材5がフレーム6に対してその長手方向に複数、接続したリードフレーム7を用い、各種処理を終えた後、コネクタピン素材5をフレーム6から切断する方法が採用されることが多い。
【0033】
このような場合には、リードフレーム7の状態でニッケルめっき層11および金めっき層12を形成した後、リードフレーム7をその長手方向に向かってローラ91、92で搬送する際、その途中でローラ面上を通し、このローラ面上で姿勢を変えるコネクタピン素材5に対してレーザ光を照射すればよい。
【0034】
このような方法を採用すると、矩形のコネクタピン素材5のうち、上面51および一方の側面52の2つの面に対してレーザ光を照射することができる。また、図3(A)、(B)に示す方法で、矩形のコネクタピン素材5の上面51および一方の側面52の2つの面に対してレーザ光を照射した後、リードフレーム7を捻って、あるいは装着しなおして、リードフレーム7を裏表反転させ、再度、図3(A)、(B)に示す方法で、矩形のコネクタピン素材5の下面53および他方の側面54の2つの面に対してレーザ光を照射すれば、コネクタピン素材5の4つの面、全てにレーザ光を照射することができる。
【0035】
また、図4に示すように、2つのローラ92、94によってリードフレーム7をS字形状に送り、2つのローラ面の各々において、姿勢を変えるコネクタピン素材5に対してレーザ光を照射してもよい。
【0036】
このように構成すれば、上面51および一方の側面52の2つの面に対するレーザ光の照射と、下面53および他方の側面54の2つの面に対するレーザ光の照射とを連続して行うことができる。
【0037】
[実施の形態2]
上記形態では、半田濡れ性が低い、あるいは半田が濡れない低濡れ性金属からなる下層側金属層(ニッケルめっき層11)の表面に、半田濡れ性の高い高濡れ性金属からなる上層側金属層(金めっき層12)を積層した後、その所定領域にレーザ光を照射し、このレーザ光の照射領域によって非半田付け領域3を形成する一方、その他の領域に半田付け領域2を形成したが、その反対でもよい。
【0038】
このような構成は、図1〜図4を参照して説明したものと、実質的には反対の原理を利用したものであるため、その説明を省略するが、例えば、金めっき層12の表面にニッケルめっき層11を形成した後、その所定領域にレーザ光を照射する。その結果、レーザ光の照射領域では、ニッケルめっき層11が完全に除去されて、金めっき層12が露出した状態になるか、あるいは、ニッケルめっき層11の一部が除去されてニッケルと金との混合層13が露出した状態になる一方、その他の領域には、ニッケルめっき層11が残る。ここで、ニッケルと金との混合層13については、表1、表2に示すように、ニッケルと金との比率を55:45よりも金の比率を高くして半田の濡れ性を高める。その結果、レーザ光の照射領域に、ニッケルめっき層11がそのままの状態では残っていない半田付け領域を形成できる一方、その他の領域に、ニッケルめっき層11がそのまま残る非半田付け領域を形成できる。それ故、部分めっきなどの手法を用いなくても、半田付け領域と非半田付け領域を効率よく形成することができる。
【0039】
[その他の実施の形態]
なお、上記形態では、高濡れ性金属として金を用い、低濡れ性金属としてニッケルを用いた例であったが、高濡れ性金属としては、金以外にも、金合金、銀、あるいは銀合金などを用いることができ、低濡れ性金属としては、ニッケル、ニッケル合金、銅、あるいは銅合金などを用いることができる。
【0040】
また、上記形態では、銅からなる基材10の表面に下層側金属層および上層側金属層が形成されている例であったが、銅に代えて、銅−ニッケル合金、チタン−銅合金、りん青銅、真鍮からなる基材の表面に下層側金属層および上層側金属層が形成されている素材に対しても本発明を適用できる。
【0041】
さらに、基材の表面に下層側金属層および上層側金属層が形成されている例に限らず、基材自身が下層側金属層を構成している素材に対しても本発明を適用できる。
【0042】
【発明の効果】
以上説明したように、本発明では、低濡れ性金属からなる下層側金属層の表面に高濡れ性金属からなる上層側金属層が積層された処理対象物の表面に対して、その所定領域にレーザ光を照射すると、この所定領域(レーザ光の照射領域)では、上層側金属層が完全に除去されて、下層側金属層が露出した状態になるか、あるいは、上層側金属層の一部が除去されて高濡れ性金属と低濡れ性金属との混合層が露出した状態になり、その他の領域には、高濡れ性金属からなる上層側金属層が残る。このため、レーザ光の照射領域に、高濡れ性金属がそのままの状態では残っていない非半田付け領域が形成できる一方、その他の領域に、高濡れ性金属がそのまま残る半田付け領域を形成できる。それ故、部分めっきなどの手法を用いなくても、半田付け領域と非半田付け領域を効率よく形成することができる。
【0043】
また、本発明の別の形態では、高濡れ性金属からなる下層側金属層の表面に低濡れ性金属からなる上層側金属層が積層された処理対象物の表面に対して、その所定領域にレーザ光を照射すると、この所定領域(レーザ光の照射領域)では、上層側金属層が完全に除去されて、下層側金属層が露出した状態になるか、あるいは、上層側金属層の一部が除去されて高濡れ性金属と低濡れ性金属との混合層が露出した状態になり、その他の領域には、低濡れ性金属からなる上層側金属層が残る。このため、レーザ光の照射領域に、低濡れ性金属がそのままの状態では残っていない半田付け領域を形成できる一方、その他の領域に、低濡れ性金属がそのまま残る非半田付け領域を形成できる。それ故、部分めっきなどの手法を用いなくても、半田付け領域と非半田付け領域を効率よく形成することができる。
【図面の簡単な説明】
【図1】(A)、(B)、(C)はそれぞれ、本発明を適用したコネクタピンの斜視図、半田付け領域における断面図、および非半田付け領域における断面図である。
【図2】(A)〜(I)はそれぞれ、本発明に係るコネクタピンの製造に用いたコネクタピン素材の斜視図、その半田付け領域における断面図、その非半田付け領域における断面図、コネクタピン素材の所定領域にレーザ光を照射する様子を示す斜視図、その半田付け領域における断面図、その非半田付け領域における断面図、コネクタピン素材の所定領域にレーザ光を照射し終えた後の様子を示す斜視図、その半田付け領域における断面図、その非半田付け領域における断面図である。
【図3】(A)、(B)はそれぞれ、本発明に係るコネクタピンの製造装置の要部を示す説明図、およびこの製造装置においてレーザ光がコネクタピン素材の2つの面に照射される様子を示す説明図である。
【図4】本発明に係るコネクタピンの製造装置においてレーザ光がコネクタピン素材の4つの面に照射される様子を示す説明図である。
【図5】(A)、(B)、(C)はそれぞれ、従来のコネクタピンの斜視図、半田付け領域における断面図、および非半田付け領域における断面図である。
【符号の説明】
1 コネクタピン1(電子部品)
2 半田付け領域
3 非半田付け領域
5 コネクタピン素材(処理対象物)
6 フレーム
7 リードフレーム
10 基材
11 ニッケルめっき層(下層側金属層)
12 金めっき層(上層側金属層)
13 金とニッケルとの混合層
91、92、93 ローラ[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a surface treatment method for forming a soldered region and a non-soldered region, an electronic component and a connector pin manufacturing method using the surface treatment method, and an electronic component.
[0002]
[Prior art]
Although solder is generally used to electrically connect electronic components, in the case of solder, the molten solder may creep up to an unnecessary area and cause a short circuit. For this reason, among the electronic components, for example, at the connector pins, as shown in FIGS. 5A, 5B, and 5C, the distal end side where the electrical connection with the circuit board is made by soldering, and the like. On the base end side where electrical connection with the electronic component is made, a gold plating layer 12 is formed on the surface of the underlying nickel plating layer 11 to form the soldering region 2, and at the middle part in the longitudinal direction, A non-soldering region 3 'where the underlying nickel plating layer 11 is exposed is formed. For this reason, when soldering to the base end side of the connector pin 1 ', the melted solder is prevented from creeping up by the non-soldering area 2' and does not reach the front end side, so that it is formed on the circuit board. The pattern is not short-circuited by solder.
[0003]
When manufacturing the connector pin 1 'having such a configuration, after forming the nickel plating layer 11 on the entire surface of the base material 10 made of copper or the like, the area where the non-soldering area 3' is to be formed is masked. The coating is performed, and the gold plating layer 12 is selectively formed in a region where the mask is not formed, and thereafter, the mask is removed. Further, after the nickel plating layer 11 is formed on the entire surface of the base material 10, the gold plating layer 12 may be formed only on the base end side and the tip end side.
[0004]
[Problems to be solved by the invention]
However, the conventional method of manufacturing the connector pin 1 'has a problem that the productivity is low in either the method using a mask or the method in which the gold plating layer 12 is selectively formed.
[0005]
In view of the above problems, an object of the present invention is to provide a surface treatment capable of efficiently forming a soldering region having high solder wettability and a non-soldering region having low solder wettability or not soldering. It is an object of the present invention to provide a method, an electronic component, a method of manufacturing a connector pin, and an electronic component.
[0006]
[Means for Solving the Problems]
In order to solve the above problems, in the present invention, the solder wettability is low, or the surface of the lower metal layer made of a low wettability metal that does not wet the solder has a high solder wettability higher than the low wettability metal. The surface of the processing object on which the upper metal layer made of a wettable metal is laminated is irradiated with laser light to a predetermined area, and the irradiation area of the laser light is used as a non-soldering area, while other areas are used. A soldering region is formed on the second surface.
[0007]
In the present invention, the surface of the lower metal layer made of a low wettability metal, the surface of the object to be processed in which the upper metal layer made of a high wettability metal is laminated, when irradiating a predetermined region with laser light, In this predetermined area (irradiation area of the laser beam), the upper metal layer is completely removed and the lower metal layer is exposed, or a part of the upper metal layer is removed and highly wetted. The mixed layer of the highly wettable metal and the low wettability metal is exposed, and the upper metal layer made of the highly wettable metal remains in other regions. For this reason, a non-soldering area where the highly wettable metal does not remain as it is can be formed in the laser light irradiation area, while a solderable area where the highly wettable metal remains as it is can be formed in other areas. Therefore, the soldered region and the non-soldered region can be efficiently formed without using a technique such as partial plating.
[0008]
In another embodiment of the present invention, the surface of the lower metal layer made of a high wettability metal having high solder wettability has a lower solder wettability than the high wettability metal, or a low wettability metal having no solder wettability. The surface of the object to be processed on which the upper metal layer is laminated is irradiated with laser light at a predetermined area, and a soldered area is formed by the irradiated area of the laser light, while non-soldering is performed on other areas. The method is characterized in that a region is formed.
[0009]
In the present invention, the surface of the lower metal layer made of a high wettability metal, the surface of the object to be processed in which the upper metal layer made of a low wettability metal is laminated, when irradiating a predetermined region with laser light, In this predetermined area (irradiation area of the laser beam), the upper metal layer is completely removed and the lower metal layer is exposed, or a part of the upper metal layer is removed and highly wetted. The mixed layer of the low-wettability metal and the low-wettability metal is exposed, and the upper metal layer made of the low-wettability metal remains in other regions. Therefore, a soldering area where the low wettability metal does not remain as it is can be formed in the laser light irradiation area, while a non-soldering area where the low wettability metal remains as it is can be formed in other areas. Therefore, the soldered region and the non-soldered region can be efficiently formed without using a technique such as partial plating.
[0010]
In the present invention, in the predetermined region (laser beam irradiation region), the upper metal layer may be completely removed and the lower metal layer may be exposed. It is preferable that a part of the upper metal layer is removed and a mixed layer of the high wettability metal and the low wettability metal is exposed. With this configuration, it is possible to shorten the laser irradiation time and the like as compared with the case where the upper metal layer on the predetermined region (the laser light irradiation region) is completely removed. Further, depending on the material of the lower metal layer or the upper metal layer, unlike the case where the lower metal layer is exposed, it is possible to prevent corrosion or the like caused by the local battery.
[0011]
In the electronic component to which the present invention is applied, a low wettability or a high wettability metal having higher solder wettability than the low wettability metal is provided on the surface of the lower metal layer made of a low wettability metal in which the solder does not wet. And a non-soldering region in which a mixed layer of the high wettability metal and the low wettability metal is exposed.
[0012]
In another electronic component to which the present invention is applied, on the surface of the lower metal layer made of a highly wettable metal having high solder wettability, the solder wettability is lower than that of the high wettability metal, or the solder does not wet. A non-soldering area in which an upper metal layer made of a low wettability metal is laminated, and a soldering area in which a mixed layer of the high wettability metal and the low wettability metal is exposed are formed. And
[0013]
In the present invention, the high wettability metal is, for example, gold, a gold alloy, silver, or a silver alloy, and the low wettability metal is, for example, nickel, a nickel alloy, copper, or a copper alloy.
[0014]
The surface treatment method according to the present invention is used, for example, to manufacture an electronic component having the soldered region and the non-soldered region on the surface.
[0015]
In the present invention, a plurality of the processing objects for forming the electronic component are connected to a frame in a longitudinal direction thereof, and the plurality of the processing objects are transported in the longitudinal direction to the connected frame. It is preferable that the laser light is applied to the object to be processed in the first stage, which passes through a roller surface during the process and changes the posture on the roller surface. With this configuration, since the object to be processed for forming an electronic component on the roller surface changes its attitude in the longitudinal direction with respect to the frame, the laser light is emitted to at least two surfaces. Can be irradiated.
[0016]
As an electronic component to which the present invention is applied, for example, a connector pin in which the soldering area and the non-soldering area are adjacent in the longitudinal direction can be exemplified.
[0017]
BEST MODE FOR CARRYING OUT THE INVENTION
An embodiment according to the present invention will be described with reference to the accompanying drawings. Although the present invention can be applied to various electronic components and the like, the following description will be made on an example in which the present invention is applied to the manufacture of a connector pin.
[0018]
[Embodiment 1]
(Configuration of electronic components)
1A, 1B, and 1C are a perspective view, a cross-sectional view in a soldering area, and a cross-sectional view in a non-soldering area of a connector pin to which the present invention is applied.
[0019]
As shown in FIGS. 1A, 1B, and 1C, a connector pin 1 (electronic component) to which the present invention is applied is connected to a distal end to which a circuit board is connected, and to other electronic components. A gold plating layer 12 (solder wettability) is formed on the surface of an underlying nickel plating layer 11 (lower metal layer made of a low wettability metal with low solder wettability or with no solder wettability) on the base end side where a good connection is made. Has a soldering region 2 on which an upper metal layer made of a metal having high wettability is formed, and a part of the gold plating layer 12 is removed at an intermediate portion in the longitudinal direction, so that gold and nickel The non-soldering region 3 where the mixed layer 13 is exposed is provided. For this reason, when soldering to the base end side of the connector pin 1, the molten solder is prevented from creeping up by the non-soldering region 3 and does not reach the tip end side, so that the pattern formed on the circuit board is No short circuit due to solder.
[0020]
(Method of manufacturing electronic components)
2 (A) to 2 (I) are perspective views of a connector pin material used for manufacturing a connector pin according to the present invention, a cross-sectional view in a soldering area thereof, a cross-sectional view in a non-soldering area thereof, and a connector pin material, respectively. A perspective view showing a state of irradiating a predetermined area with laser light, a cross-sectional view of the soldering area thereof, a cross-sectional view of a non-soldering area thereof, and a state after irradiating the predetermined area of the connector pin material with the laser light. FIG. 3 is a perspective view, a cross-sectional view in a soldering area, and a cross-sectional view in a non-soldering area.
[0021]
In manufacturing the connector pin 1 according to the present invention, in this embodiment, as shown in FIGS. 2A, 2B, and 2C, a nickel plating layer 11 is coated on the entire surface of a base material 10 made of copper or the like. After the formation, the gold plating layer 12 is formed on the entire surface.
[0022]
Next, as shown in FIGS. 2D, 2E, and 2F, a predetermined area (an area where the non-soldering area 3 is formed) is irradiated with laser light on the surface of the connector pin material 5. I do. 2 (D), (E) and (F) show a state in which only the upper surface 51 of the surface of the connector pin material 5 having a rectangular cross section is irradiated with laser light. 5 is irradiated with laser light on all four surfaces.
[0023]
As a result, as shown in FIGS. 2 (G), (H), and (I), in the laser light irradiation region, a part of the gold plating layer 12 is removed, and gold and nickel diffuse with each other. A mixed layer 13 of nickel and gold is formed. On the other hand, the gold plating layer 12 remains as it is in other areas where the laser beam has not been irradiated. 2 (G), (H), and (I) show that the mixed layer 13 of nickel and gold is formed only on the upper surface 51 of the surface of the connector pin material 5 having a rectangular cross section. However, a mixed layer 13 of nickel and gold is formed on the entire four surfaces of the connector pin material.
[0024]
Here, Tables 1 and 2 show the results of examining the relationship between the ratio of nickel and gold in the mixed layer 13 and the wettability of the solder. Table 1 shows the results of irradiating a laser beam having a wavelength of 1060 nm at a frequency of 60 kHz as laser irradiation conditions. Table 2 shows the results of irradiating a laser beam having a wavelength of 266 nm at a frequency of 10 Hz as laser irradiation conditions. Note that the ratio of nickel to gold in the mixed layer 13 was changed to an arbitrary condition depending on the laser light irradiation time and the laser output.
[0025]
[Table 1]
Figure 2004277837
[0026]
[Table 2]
Figure 2004277837
[0027]
As shown in Tables 1 and 2, when the ratio of nickel to gold is 55:45, the higher the ratio of gold, the higher the wettability of the solder. Low wettability.
[0028]
Therefore, in FIGS. 1 and 2 (G) and (I), if the ratio of nickel to gold in the mixed layer 13 exposed in the laser light irradiation area is higher than 55:45, the laser light Can be used as the non-soldering region 3 having low solder wettability. On the other hand, the gold plating layer 12 remains as it is in the other areas where the laser beam has not been irradiated, so that the soldering area 2 can be used. Therefore, since it is not necessary to use a technique such as partial plating, the connector pin 1 having the soldering area 2 and the non-soldering area 3 can be manufactured efficiently.
[0029]
Further, in this embodiment, in the laser light irradiation area (non-soldering area 3), a part of the gold plating layer 12 is removed, and the mixed layer 13 of gold and nickel remains there. With such a configuration, it is possible to reduce the laser irradiation time and the like as compared with the case where the gold plating layer 12 is completely removed in the laser light irradiation region (non-soldering region 3). Further, unlike the case where the nickel plating layer 11 is exposed, it is possible to prevent corrosion or the like caused by the local battery.
[0030]
In this embodiment, in the laser beam irradiation area (non-soldering area 3), a part of the gold plating layer 12 is removed, and the mixed layer 13 of gold and nickel remains there. In the laser light irradiation area (non-soldering area 3), the gold plating layer 12 may be completely removed and the nickel plating layer 13 may be exposed.
[0031]
(Configuration example of connector pin manufacturing equipment)
3 (A) and 3 (B) are explanatory views showing a main part of a connector pin manufacturing apparatus according to the present invention, and show how laser light is irradiated on two surfaces of the connector pin material in this manufacturing apparatus. FIG. FIG. 4 is an explanatory diagram showing how laser light is applied to four surfaces of a connector pin material in the connector pin manufacturing apparatus according to the present invention.
[0032]
As shown in FIGS. 3 (A) and 3 (B), the connector pin 1 was manufactured by using a plurality of lead frames 7 in which a plurality of connector pin materials 5 were connected to a frame 6 in the longitudinal direction, and various processes were completed. Thereafter, a method of cutting the connector pin material 5 from the frame 6 is often adopted.
[0033]
In such a case, after the nickel plating layer 11 and the gold plating layer 12 are formed in the state of the lead frame 7, when the lead frame 7 is transported by the rollers 91 and 92 in the longitudinal direction, the roller Laser light may be applied to the connector pin material 5 that passes through the surface and changes the posture on the roller surface.
[0034]
By employing such a method, it is possible to irradiate two surfaces of the rectangular connector pin material 5, the upper surface 51 and the one side surface 52, with laser light. 3A and 3B, after irradiating the laser light to two surfaces of the upper surface 51 and one side surface 52 of the rectangular connector pin material 5, the lead frame 7 is twisted. Alternatively, the lead frame 7 is turned upside down, and the two surfaces of the lower surface 53 and the other side surface 54 of the rectangular connector pin material 5 are again applied by the method shown in FIGS. By irradiating the laser light on the four sides, it is possible to irradiate all four surfaces of the connector pin material 5 with the laser light.
[0035]
Further, as shown in FIG. 4, the lead frame 7 is sent in an S-shape by two rollers 92 and 94, and a laser beam is irradiated on the connector pin material 5 whose posture is changed on each of the two roller surfaces. Is also good.
[0036]
With this configuration, it is possible to continuously perform the laser light irradiation on the two surfaces of the upper surface 51 and the one side surface 52 and the laser light irradiation on the two surfaces of the lower surface 53 and the other side surface 54. .
[0037]
[Embodiment 2]
In the above embodiment, the upper metal layer made of a highly wettable metal having high solder wettability is provided on the surface of the lower metal layer (nickel plating layer 11) made of a low wettability metal having low solder wettability or not wettable with solder. After laminating the (gold plated layer 12), a predetermined area was irradiated with a laser beam, and the non-soldered area 3 was formed by the irradiated area of the laser light, while the soldered area 2 was formed in other areas. And vice versa.
[0038]
Such a configuration is based on a principle substantially opposite to that described with reference to FIGS. 1 to 4, and thus description thereof is omitted. After the nickel plating layer 11 is formed, a predetermined region is irradiated with laser light. As a result, in the laser light irradiation area, the nickel plating layer 11 is completely removed and the gold plating layer 12 is exposed, or a part of the nickel plating layer 11 is removed and nickel and gold are removed. While the mixed layer 13 is exposed, while the nickel plating layer 11 remains in other regions. Here, as for the mixed layer 13 of nickel and gold, as shown in Tables 1 and 2, the ratio of nickel to gold is set to be higher than 55:45 and the wettability of the solder is increased. As a result, a soldering area where the nickel plating layer 11 does not remain as it is can be formed in the laser light irradiation area, while a non-soldering area where the nickel plating layer 11 remains as it is can be formed in other areas. Therefore, the soldered region and the non-soldered region can be efficiently formed without using a technique such as partial plating.
[0039]
[Other embodiments]
In the above embodiment, gold is used as the high wettability metal and nickel is used as the low wettability metal. However, as the high wettability metal, other than gold, a gold alloy, silver, or a silver alloy is used. For example, nickel, a nickel alloy, copper, or a copper alloy can be used as the low wettability metal.
[0040]
Further, in the above embodiment, the lower metal layer and the upper metal layer are formed on the surface of the base material 10 made of copper, but instead of copper, a copper-nickel alloy, a titanium-copper alloy, The present invention can also be applied to a material in which a lower metal layer and an upper metal layer are formed on the surface of a substrate made of phosphor bronze or brass.
[0041]
Further, the present invention is not limited to the example in which the lower metal layer and the upper metal layer are formed on the surface of the base material, and can be applied to a material in which the base material itself constitutes the lower metal layer.
[0042]
【The invention's effect】
As described above, in the present invention, the surface of the lower metal layer made of the low wettability metal, the upper metal layer made of the high wettability metal is stacked on the surface of the object to be processed, the predetermined region in the predetermined area When the laser beam is irradiated, the upper metal layer is completely removed in this predetermined region (the laser light irradiation region), and the lower metal layer is exposed, or a part of the upper metal layer is exposed. Is removed so that the mixed layer of the highly wettable metal and the low wettable metal is exposed, and the upper metal layer made of the highly wettable metal remains in other regions. For this reason, a non-soldering area where the highly wettable metal does not remain as it is can be formed in the laser light irradiation area, while a solderable area where the highly wettable metal remains as it is can be formed in other areas. Therefore, the soldered region and the non-soldered region can be efficiently formed without using a technique such as partial plating.
[0043]
Further, in another embodiment of the present invention, the surface of the lower metal layer made of a highly wettable metal and the upper metal layer made of a low wettable metal are stacked on When the laser beam is irradiated, the upper metal layer is completely removed in this predetermined region (the laser light irradiation region), and the lower metal layer is exposed, or a part of the upper metal layer is exposed. Is removed so that the mixed layer of the high wettability metal and the low wettability metal is exposed, and the upper metal layer made of the low wettability metal remains in other regions. Therefore, a soldering area where the low wettability metal does not remain as it is can be formed in the laser light irradiation area, while a non-soldering area where the low wettability metal remains as it is can be formed in other areas. Therefore, the soldered region and the non-soldered region can be efficiently formed without using a technique such as partial plating.
[Brief description of the drawings]
FIGS. 1A, 1B, and 1C are a perspective view, a cross-sectional view in a soldering area, and a cross-sectional view in a non-soldering area of a connector pin to which the present invention is applied, respectively.
FIGS. 2A to 2I are perspective views of a connector pin material used for manufacturing a connector pin according to the present invention, a cross-sectional view in a soldered area thereof, a cross-sectional view in a non-soldered area thereof, and a connector, respectively. A perspective view showing a state in which a predetermined area of the pin material is irradiated with laser light, a cross-sectional view in a soldering area thereof, a cross-sectional view in a non-soldering area thereof, after the predetermined area of the connector pin material has been irradiated with the laser light. FIG. 3 is a perspective view showing the situation, a cross-sectional view of the soldered area, and a cross-sectional view of the non-soldered area.
FIGS. 3A and 3B are explanatory views showing a main part of a connector pin manufacturing apparatus according to the present invention, and in this manufacturing apparatus, a laser beam is applied to two surfaces of a connector pin material. It is explanatory drawing which shows a situation.
FIG. 4 is an explanatory view showing how laser light is applied to four surfaces of a connector pin material in the connector pin manufacturing apparatus according to the present invention.
FIGS. 5A, 5B, and 5C are a perspective view of a conventional connector pin, a cross-sectional view in a soldering area, and a cross-sectional view in a non-soldering area, respectively.
[Explanation of symbols]
1 Connector pin 1 (electronic component)
2 Soldering area 3 Non-soldering area 5 Connector pin material (object to be processed)
6 Frame 7 Lead frame 10 Base material 11 Nickel plating layer (lower metal layer)
12 Gold plating layer (upper metal layer)
13 Mixed layers 91, 92, 93 of gold and nickel Rollers

Claims (9)

半田濡れ性が低い、あるいは半田が濡れない低濡れ性金属からなる下層側金属層の表面に、前記低濡れ性金属よりも半田濡れ性の高い高濡れ性金属からなる上層側金属層が積層された処理対象物の表面に対して、その所定領域にレーザ光を照射し、当該レーザ光の照射領域によって非半田付け領域とする一方、その他の領域に半田付け領域を形成することを特徴とする表面処理方法。On the surface of the lower metal layer made of a low wettability metal having low solder wettability or solder not wettable, an upper metal layer made of a high wettability metal having higher solder wettability than the low wettability metal is laminated. The surface of the object to be processed is irradiated with laser light on a predetermined area thereof, and the irradiation area of the laser light is used as a non-soldering area, while a soldering area is formed in other areas. Surface treatment method. 半田濡れ性の高い高濡れ性金属からなる下層側金属層の表面に、前記高濡れ性金属よりも半田濡れ性の低い、あるいは半田が濡れない低濡れ性金属からなる上層側金属層が積層された処理対象物の表面に対して、その所定領域にレーザ光を照射し、当該レーザ光の照射領域によって半田付け領域を形成する一方、その他の領域に非半田付け領域を形成することを特徴とする表面処理方法。On the surface of the lower metal layer made of a high wettability metal having high solder wettability, an upper metal layer made of a low wettability metal having lower solder wettability than the high wettability metal or not wettable with solder is laminated. Irradiating a predetermined area of the surface of the processing object with laser light, and forming a soldering area by an irradiation area of the laser light, and forming a non-soldering area in other areas. Surface treatment method. 請求項1または2において、前記所定領域では前記上層側金属層の一部が除去されているとともに、前記高濡れ性金属と前期低濡れ性金属との混合層が露出していることを特徴とする表面処理方法。3. The method according to claim 1, wherein a part of the upper metal layer is removed in the predetermined region, and a mixed layer of the high wettability metal and the low wettability metal is exposed. Surface treatment method. 請求項1ないし3のいずれかにおいて、前記高濡れ性金属は、金、金合金、銀、あるいは銀合金であり、前記低濡れ性金属は、ニッケル、ニッケル合金、銅、あるいは銅合金であることを特徴とする表面処理方法。The metal according to any one of claims 1 to 3, wherein the high wettability metal is gold, a gold alloy, silver, or a silver alloy, and the low wettability metal is nickel, a nickel alloy, copper, or a copper alloy. A surface treatment method characterized by the above-mentioned. 請求項1ないし4のいずれかに規定する表面処理方法を用いて、表面に前記半田付け領域と前記非半田付け領域とを備えた電子部品を製造することを特徴とする電子部品の製造方法。A method for manufacturing an electronic component, comprising: manufacturing an electronic component having the soldered region and the non-soldered region on a surface by using the surface treatment method defined in any one of claims 1 to 4. 請求項5において、前記電子部品を形成するための前記処理対象物をリードフレームに対してその長手方向に複数、接続した状態とし、前記処理対象物が複数、接続された前記リードフレームをその長手方向に搬送する途中でローラ面上を通し、該ローラ面上で姿勢を変える前期処理対象物に対して前記レーザ光を照射することを特徴とする電子部品の製造方法。6. The lead frame according to claim 5, wherein a plurality of the processing objects for forming the electronic component are connected to a lead frame in a longitudinal direction thereof, and the plurality of the processing objects are connected to the lead frame. A method of manufacturing an electronic component, comprising: irradiating a laser beam on a processing object whose posture is changed on the roller surface while passing through the roller surface while being conveyed in the direction. 請求項5または6に規定する電子部品として、前記半田付け領域と前記非半田付け領域とが長手方向で隣接するコネクタピンを製造することを特徴とするコネクタピンの製造方法。7. A method of manufacturing a connector pin as claimed in claim 5, wherein the soldering area and the non-soldering area are connector pins adjacent to each other in the longitudinal direction. 半田濡れ性が低い、あるいは半田が濡れない低濡れ性金属からなる下層側金属層の表面に、前記低濡れ性金属よりも半田濡れ性の高い高濡れ性金属からなる上層側金属層が積層された半田付け領域と、前記高濡れ性金属と前記低濡れ性金属との混合層が露出した非半田付け領域とが形成されていることを特徴とする電子部品。On the surface of the lower metal layer made of a low wettability metal having low solder wettability or solder not wettable, an upper metal layer made of a high wettability metal having higher solder wettability than the low wettability metal is laminated. An electronic component, wherein a soldered region and a non-soldered region where a mixed layer of the high wettability metal and the low wettability metal are exposed are formed. 半田濡れ性の高い高濡れ性金属からなる下層側金属層の表面に、前記高濡れ性金属よりも半田濡れ性の低い、あるいは半田が濡れない低濡れ性金属からなる上層側金属層が積層された非半田付け領域と、前記高濡れ性金属と前記低濡れ性金属との混合層が露出した半田付け領域とが形成されていることを特徴とする電子部品。On the surface of the lower metal layer made of a high wettability metal having high solder wettability, an upper metal layer made of a low wettability metal having lower solder wettability than the high wettability metal or not wettable with solder is laminated. A non-soldering region and a soldering region where a mixed layer of the highly wettable metal and the low wettability metal is exposed.
JP2003072913A 2003-03-18 2003-03-18 Surface treatment method, electronic component manufacturing method, and connector pin manufacturing method Expired - Fee Related JP4091458B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003072913A JP4091458B2 (en) 2003-03-18 2003-03-18 Surface treatment method, electronic component manufacturing method, and connector pin manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2003072913A JP4091458B2 (en) 2003-03-18 2003-03-18 Surface treatment method, electronic component manufacturing method, and connector pin manufacturing method

Publications (2)

Publication Number Publication Date
JP2004277837A true JP2004277837A (en) 2004-10-07
JP4091458B2 JP4091458B2 (en) 2008-05-28

Family

ID=33288929

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003072913A Expired - Fee Related JP4091458B2 (en) 2003-03-18 2003-03-18 Surface treatment method, electronic component manufacturing method, and connector pin manufacturing method

Country Status (1)

Country Link
JP (1) JP4091458B2 (en)

Cited By (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005019334A (en) * 2003-06-27 2005-01-20 Matsushita Electric Works Ltd Manufacturing method of soldering terminal
JP2006249509A (en) * 2005-03-10 2006-09-21 Shimizu:Kk Surface treatment method and method for producing electronic component using the same
JP2007173224A (en) * 2005-11-25 2007-07-05 Om Sangyo Kk Manufacturing method of electronic parts
WO2008010535A1 (en) * 2006-07-21 2008-01-24 Hokuriku Electric Industry Co., Ltd. On-surface-mounting variable resistor
JP2008251208A (en) * 2007-03-29 2008-10-16 Nikko Fuji Electronics Co Ltd Terminal with solder rising barrier portion, and its manufacturing method
JP2011233527A (en) * 2011-05-31 2011-11-17 Jx Nippon Mining & Metals Corp Terminal with solder rising barrier portion, and its manufacturing method
JP2012199340A (en) * 2011-03-19 2012-10-18 Fujitsu Ltd Lead terminal for electronic component, electronic component, manufacturing method of lead terminal for electronic component, and manufacturing apparatus of lead terminal for electronic component
US9196602B2 (en) 2013-05-17 2015-11-24 Hong Kong Applied Science and Technology Research Institute Company Limited High power dielectric carrier with accurate die attach layer
CN107528194A (en) * 2017-08-25 2017-12-29 珠海优特物联科技有限公司 It is integrated with preparation method, latch and the plug of the latch of order wire

Cited By (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2005019334A (en) * 2003-06-27 2005-01-20 Matsushita Electric Works Ltd Manufacturing method of soldering terminal
JP2006249509A (en) * 2005-03-10 2006-09-21 Shimizu:Kk Surface treatment method and method for producing electronic component using the same
JP4660231B2 (en) * 2005-03-10 2011-03-30 株式会社シミズ Surface treatment method and method of manufacturing electronic component using the same
JP2007173224A (en) * 2005-11-25 2007-07-05 Om Sangyo Kk Manufacturing method of electronic parts
GB2454410A (en) * 2006-07-21 2009-05-06 Hokuriku Elect Ind On-surface-mounting variable resistor
JP2008028166A (en) * 2006-07-21 2008-02-07 Hokuriku Electric Ind Co Ltd Surface mounting variable resistor
WO2008010535A1 (en) * 2006-07-21 2008-01-24 Hokuriku Electric Industry Co., Ltd. On-surface-mounting variable resistor
US7956716B2 (en) 2006-07-21 2011-06-07 Hokuriku Electric Industry Co., Ltd. Surface mount variable resistor
GB2454410B (en) * 2006-07-21 2011-06-22 Hokuriku Elect Ind surface mount variable resistor
JP2008251208A (en) * 2007-03-29 2008-10-16 Nikko Fuji Electronics Co Ltd Terminal with solder rising barrier portion, and its manufacturing method
JP2012199340A (en) * 2011-03-19 2012-10-18 Fujitsu Ltd Lead terminal for electronic component, electronic component, manufacturing method of lead terminal for electronic component, and manufacturing apparatus of lead terminal for electronic component
JP2011233527A (en) * 2011-05-31 2011-11-17 Jx Nippon Mining & Metals Corp Terminal with solder rising barrier portion, and its manufacturing method
US9196602B2 (en) 2013-05-17 2015-11-24 Hong Kong Applied Science and Technology Research Institute Company Limited High power dielectric carrier with accurate die attach layer
CN107528194A (en) * 2017-08-25 2017-12-29 珠海优特物联科技有限公司 It is integrated with preparation method, latch and the plug of the latch of order wire
CN107528194B (en) * 2017-08-25 2019-10-29 珠海优特物联科技有限公司 It is integrated with production method, bolt and the plug of the bolt of communication line

Also Published As

Publication number Publication date
JP4091458B2 (en) 2008-05-28

Similar Documents

Publication Publication Date Title
CN107484408B (en) Electronic device and method for manufacturing electronic device
US6469394B1 (en) Conductive interconnect structures and methods for forming conductive interconnect structures
US8084191B2 (en) Thermoelectric module and manufacturing method for same
CN103404239A (en) Multilayered wired substrate and method for producing the same
JPH10308576A (en) Printed wiring board and its manufacture
US7155821B1 (en) Techniques for manufacturing a circuit board having a countersunk via
JP4445014B2 (en) Ultra-small contact, method for manufacturing the same, and electronic component
JP4091458B2 (en) Surface treatment method, electronic component manufacturing method, and connector pin manufacturing method
KR100597068B1 (en) Connector-Use Contact and Production Method for Component to be Soldered
JP2019021815A (en) Semiconductor element mounting substrate and manufacturing method thereof
JP2002203627A (en) Electronic components and manufacturing method
JP2006086453A (en) Method for surface treatment, and manufacturing method of electronic component
JP2001274539A (en) Electrode joining method for printed wiring board loaded with electronic device
JP4363261B2 (en) Electronic component having contacts and soldering terminals and surface treatment method thereof
KR20040024381A (en) Plating method for PCB
JP2006114851A (en) Fitting structure of terminal to circuit board
JP4003705B2 (en) Method for manufacturing soldering terminal
JP5769001B2 (en) Semiconductor device mounting package substrate and semiconductor package
JP3119439B2 (en) Tie bar for plating and plating method for internal wiring
JP4326014B2 (en) Circuit board and manufacturing method thereof
JPH09186416A (en) Board for surface mounting type electronic component and manufacture thereof
JP2004253554A (en) Manufacturing method of wiring board
JP2003526205A (en) Method of making an opening or cavity in a substrate for receiving an electronic component
JPH06296076A (en) Side face electrode forming method of smd module
KR20020090047A (en) Manufacturing method for printed circuit board having tab protected from damage

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060126

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070426

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070501

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070627

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070726

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070925

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071109

A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080104

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080213

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080228

R150 Certificate of patent or registration of utility model

Ref document number: 4091458

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110307

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110307

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140307

Year of fee payment: 6

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

LAPS Cancellation because of no payment of annual fees