JP2004199677A5 - - Google Patents

Download PDF

Info

Publication number
JP2004199677A5
JP2004199677A5 JP2003415025A JP2003415025A JP2004199677A5 JP 2004199677 A5 JP2004199677 A5 JP 2004199677A5 JP 2003415025 A JP2003415025 A JP 2003415025A JP 2003415025 A JP2003415025 A JP 2003415025A JP 2004199677 A5 JP2004199677 A5 JP 2004199677A5
Authority
JP
Japan
Prior art keywords
information
tag memory
tag
cache
operating
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2003415025A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004199677A (ja
Filing date
Publication date
Priority claimed from US10/319,205 external-priority patent/US6950906B2/en
Application filed filed Critical
Publication of JP2004199677A publication Critical patent/JP2004199677A/ja
Publication of JP2004199677A5 publication Critical patent/JP2004199677A5/ja
Pending legal-status Critical Current

Links

JP2003415025A 2002-12-13 2003-12-12 キャッシュを動作させるためのシステム及び方法 Pending JP2004199677A (ja)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US10/319,205 US6950906B2 (en) 2002-12-13 2002-12-13 System for and method of operating a cache

Publications (2)

Publication Number Publication Date
JP2004199677A JP2004199677A (ja) 2004-07-15
JP2004199677A5 true JP2004199677A5 (enExample) 2006-11-16

Family

ID=32506599

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003415025A Pending JP2004199677A (ja) 2002-12-13 2003-12-12 キャッシュを動作させるためのシステム及び方法

Country Status (2)

Country Link
US (1) US6950906B2 (enExample)
JP (1) JP2004199677A (enExample)

Families Citing this family (15)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20040250027A1 (en) * 2003-06-04 2004-12-09 Heflinger Kenneth A. Method and system for comparing multiple bytes of data to stored string segments
EP1717708B1 (en) * 2005-04-29 2010-09-01 STMicroelectronics Srl An improved cache memory system
US7581068B2 (en) * 2006-06-29 2009-08-25 Intel Corporation Exclusive ownership snoop filter
JP5011885B2 (ja) * 2006-08-18 2012-08-29 富士通株式会社 スヌープタグの制御装置
US7840874B2 (en) * 2006-12-27 2010-11-23 Mips Technologies, Inc. Speculative cache tag evaluation
JP4388557B2 (ja) * 2007-01-11 2009-12-24 株式会社日立製作所 画像処理システム
US9251069B2 (en) * 2012-12-21 2016-02-02 Advanced Micro Devices, Inc. Mechanisms to bound the presence of cache blocks with specific properties in caches
JP6432450B2 (ja) * 2015-06-04 2018-12-05 富士通株式会社 並列計算装置、コンパイル装置、並列処理方法、コンパイル方法、並列処理プログラムおよびコンパイルプログラム
JP6468121B2 (ja) 2015-08-17 2019-02-13 富士通株式会社 演算処理装置および演算処理装置の制御方法
US11010165B2 (en) 2019-03-12 2021-05-18 Marvell Asia Pte, Ltd. Buffer allocation with memory-based configuration
US11093405B1 (en) 2019-05-29 2021-08-17 Marvell Asia Pte, Ltd. Shared mid-level data cache
US11036643B1 (en) 2019-05-29 2021-06-15 Marvell Asia Pte, Ltd. Mid-level instruction cache
US11327890B1 (en) 2019-05-29 2022-05-10 Marvell Asia Pte, Ltd. Partitioning in a processor cache
US11513958B1 (en) 2019-05-29 2022-11-29 Marvell Asia Pte, Ltd. Shared mid-level data cache
US11379368B1 (en) 2019-12-05 2022-07-05 Marvell Asia Pte, Ltd. External way allocation circuitry for processor cores

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US118801A (en) * 1871-09-12 Improvement in head-blocks for saw-mills
US853738A (en) * 1905-06-26 1907-05-14 Edwin Ruud Storage water-heater.
US852951A (en) * 1906-04-25 1907-05-07 August A Harnischfeger Suspension-clamp for bacon.
EP0366324A3 (en) * 1988-10-28 1991-09-18 Hewlett-Packard Company Efficient cache write technique through deferred tag modification
EP0553743A1 (en) * 1992-01-31 1993-08-04 Motorola, Inc. A cache controller
JPH06318174A (ja) * 1992-04-29 1994-11-15 Sun Microsyst Inc キャッシュ・メモリ・システム及び主メモリに記憶されているデータのサブセットをキャッシュする方法
US5497470A (en) * 1992-05-18 1996-03-05 Sun Microsystems, Inc. Method and apparatus for providing a high through put cache tag controller
KR960006484B1 (ko) * 1992-09-24 1996-05-16 마쯔시다 덴기 산교 가부시끼가이샤 캐쉬메모리장치
JP3277730B2 (ja) * 1994-11-30 2002-04-22 株式会社日立製作所 半導体メモリ装置、及び、それを用いた情報処理装置
US5835929A (en) * 1996-05-20 1998-11-10 Integrated Device Technology, Inc. Method and apparatus for sub cache line access and storage allowing access to sub cache lines before completion of a line fill
US6289420B1 (en) * 1999-05-06 2001-09-11 Sun Microsystems, Inc. System and method for increasing the snoop bandwidth to cache tags in a multiport cache memory subsystem
US6385696B1 (en) * 1999-06-25 2002-05-07 Intel Corporation Embedded cache with way size bigger than page size

Similar Documents

Publication Publication Date Title
JP2004199677A5 (enExample)
CN101901189B (zh) 更新用户数据的方法以及恢复用户数据的方法
JPH11272427A5 (ja) データ退避方法および外部記憶装置ならびに記憶システム
JP2006527873A5 (enExample)
JP2010530591A5 (enExample)
ATE511139T1 (de) Teilwortschreibung unterstützender transparenter fehlerkorrekturspeicher
WO2007056106A3 (en) Recovering from a non-volatile memory failure
TW201102814A (en) Memory device and memory access method
CN101620572B (zh) 非易失性内存及控制方法
JPH10207771A5 (enExample)
JP4993020B2 (ja) 仮想テープ装置、制御方法、制御部
CN101702139B (zh) 一种访问Nand闪存数据的方法和装置
WO2009130671A8 (en) Multiprocessing circuit with cache circuits that allow writing to not previously loaded cache lines
TW200601042A (en) Non-volatile memory and method with memory planes alignment
JP2005531876A5 (enExample)
CN103885889A (zh) 一种基于nor flash的数据存储方法及系统
TW200643713A (en) Storage device, memory managing apparatus, memory managing method, and program
US20100005229A1 (en) Flash memory apparatus and method for securing a flash memory from data damage
CN104484129A (zh) 一读一写存储器、多读多写存储器及其读写方法
CN102005245B (zh) 一种智能卡擦写保护方法
JP2008262390A (ja) プログラム
CN101216806B (zh) 一种数据更新的方法和装置
JP2002074941A (ja) 複数ラインバッファ型メモリｌｓｉ
KR930023830A (ko) 하이스루풋 단일포트 다중갱신 유니트 태그제어기
WO2008042201A3 (en) Memory write timing system