JP2004193603A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2004193603A5 JP2004193603A5 JP2003403010A JP2003403010A JP2004193603A5 JP 2004193603 A5 JP2004193603 A5 JP 2004193603A5 JP 2003403010 A JP2003403010 A JP 2003403010A JP 2003403010 A JP2003403010 A JP 2003403010A JP 2004193603 A5 JP2004193603 A5 JP 2004193603A5
- Authority
- JP
- Japan
- Prior art keywords
- axis
- mram
- hard
- easy axis
- easy
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| US10/314,114 US6836429B2 (en) | 2002-12-07 | 2002-12-07 | MRAM having two write conductors |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2004193603A JP2004193603A (ja) | 2004-07-08 |
| JP2004193603A5 true JP2004193603A5 (enExample) | 2006-11-24 |
Family
ID=32468422
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2003403010A Pending JP2004193603A (ja) | 2002-12-07 | 2003-12-02 | 2つの書込み導体を有するmram |
Country Status (3)
| Country | Link |
|---|---|
| US (2) | US6836429B2 (enExample) |
| JP (1) | JP2004193603A (enExample) |
| DE (1) | DE10342359A1 (enExample) |
Families Citing this family (10)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US7084413B2 (en) * | 2002-08-08 | 2006-08-01 | Micron Technology, Inc. | Photolithographic techniques for producing angled lines |
| US6956762B2 (en) * | 2003-05-23 | 2005-10-18 | Hewlett-Packard Development Company, L.P. | Method and system for data communication on a chip |
| US7057253B2 (en) * | 2003-06-19 | 2006-06-06 | Infineon Technologies Ag | Combination of intrinsic and shape anisotropy for reduced switching field fluctuations |
| US6987692B2 (en) * | 2003-10-03 | 2006-01-17 | Hewlett-Packard Development Company, L.P. | Magnetic memory having angled third conductor |
| RU2310928C2 (ru) * | 2004-10-27 | 2007-11-20 | Самсунг Электроникс Ко., Лтд. | Усовершенствованное многоразрядное магнитное запоминающее устройство с произвольной выборкой и способы его функционирования и производства |
| KR100590563B1 (ko) * | 2004-10-27 | 2006-06-19 | 삼성전자주식회사 | 멀티 비트 자기 메모리 소자와 그 동작 및 제조 방법 |
| DE102006038510A1 (de) * | 2006-08-17 | 2008-02-21 | Johann Wolfgang Goethe-Universität Frankfurt am Main | MRAM-Zelle und Verfahren zum Einspeichern einer Information in eine MRAM-Zelle |
| US7599215B2 (en) * | 2007-03-30 | 2009-10-06 | Taiwan Semiconductor Manufacturing Company, Ltd. | Magnetoresistive random access memory device with small-angle toggle write lines |
| US8242776B2 (en) * | 2008-03-26 | 2012-08-14 | Everspin Technologies, Inc. | Magnetic sensor design for suppression of barkhausen noise |
| US8587079B2 (en) * | 2011-08-12 | 2013-11-19 | Crocus Technology Inc. | Memory array including magnetic random access memory cells and oblique field lines |
Family Cites Families (12)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6256224B1 (en) * | 2000-05-03 | 2001-07-03 | Hewlett-Packard Co | Write circuit for large MRAM arrays |
| US6262625B1 (en) * | 1999-10-29 | 2001-07-17 | Hewlett-Packard Co | Operational amplifier with digital offset calibration |
| US6259644B1 (en) * | 1997-11-20 | 2001-07-10 | Hewlett-Packard Co | Equipotential sense methods for resistive cross point memory cell arrays |
| JP3589346B2 (ja) * | 1999-06-17 | 2004-11-17 | 松下電器産業株式会社 | 磁気抵抗効果素子および磁気抵抗効果記憶素子 |
| US6188615B1 (en) * | 1999-10-29 | 2001-02-13 | Hewlett-Packard Company | MRAM device including digital sense amplifiers |
| US6424561B1 (en) * | 2000-07-18 | 2002-07-23 | Micron Technology, Inc. | MRAM architecture using offset bits for increased write selectivity |
| US7110312B2 (en) * | 2000-10-20 | 2006-09-19 | Micromem Technologies Inc. | Non-volatile magnetic memory device |
| JP2002289807A (ja) * | 2001-03-27 | 2002-10-04 | Toshiba Corp | 磁気メモリ装置および磁気抵抗効果素子 |
| JP2002334972A (ja) * | 2001-05-10 | 2002-11-22 | Sony Corp | 磁気メモリ装置 |
| US6385083B1 (en) * | 2001-08-01 | 2002-05-07 | Hewlett-Packard Company | MRAM device including offset conductors |
| AU2003234403A1 (en) * | 2002-05-16 | 2003-12-02 | Nova Research, Inc. | Methods of fabricating magnetoresistive memory devices |
| US6577529B1 (en) * | 2002-09-03 | 2003-06-10 | Hewlett-Packard Development Company, L.P. | Multi-bit magnetic memory device |
-
2002
- 2002-12-07 US US10/314,114 patent/US6836429B2/en not_active Expired - Lifetime
-
2003
- 2003-09-12 DE DE10342359A patent/DE10342359A1/de not_active Ceased
- 2003-12-02 JP JP2003403010A patent/JP2004193603A/ja active Pending
-
2004
- 2004-11-07 US US10/983,776 patent/US7102918B2/en not_active Expired - Lifetime
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US8537506B2 (en) | Information storage device with domain wall moving unit and magneto-resistive device magnetization arrangement | |
| US7924593B2 (en) | Information storage devices and methods of operating the same | |
| CN1612262B (zh) | 在未构图的连续磁层中存储数据的系统和方法 | |
| JP2017139446A (ja) | 改善された切り換え効率のためのスピン軌道トルクビット設計 | |
| JP2007059879A5 (enExample) | ||
| TWI306610B (en) | Read operations on multi-bit memory cells in resistive cross point arrays | |
| JP2007294737A5 (enExample) | ||
| CN100437818C (zh) | 具有电隔离的读写电路的mram结构 | |
| US20060138509A1 (en) | Magnetic random access memory with lower switching field through indirect exchange coupling | |
| JP2004193603A5 (enExample) | ||
| US20050105327A1 (en) | Serial transistor-cell array architecture | |
| JP2010219104A (ja) | 磁気メモリ素子、磁気メモリ、及びその製造方法 | |
| JP4765248B2 (ja) | 磁気メモリ | |
| US10290338B2 (en) | Tilted synthetic antiferromagnet polarizer/reference layer for STT-MRAM bits | |
| TW200303546A (en) | Shared bit lines in stacked MRAM arrays | |
| CN114695646B (zh) | 自旋存储单元以及存储器 | |
| JP5147212B2 (ja) | 磁気メモリセル及び磁気ランダムアクセスメモリ | |
| US8519495B2 (en) | Single line MRAM | |
| JP5526707B2 (ja) | 情報記憶素子の駆動方法 | |
| KR20040018195A (ko) | 자성 메모리, 자성 메모리 어레이, 자성 메모리에의 기록방법 및 자성 메모리로부터의 판독 방법 | |
| KR101095079B1 (ko) | 자기 저항 소자를 이용한 멀티 비트 기록 방법 및 이를이용한 mram | |
| JP2003249629A5 (enExample) | ||
| JP5442121B2 (ja) | 磁気メモリセル及び磁気ランダムアクセスメモリ | |
| JP4720081B2 (ja) | 磁気メモリ | |
| JP4631267B2 (ja) | 磁気記憶素子及び磁気メモリ |