JP2004153957A - Power conversion apparatus - Google Patents

Power conversion apparatus Download PDF

Info

Publication number
JP2004153957A
JP2004153957A JP2002317638A JP2002317638A JP2004153957A JP 2004153957 A JP2004153957 A JP 2004153957A JP 2002317638 A JP2002317638 A JP 2002317638A JP 2002317638 A JP2002317638 A JP 2002317638A JP 2004153957 A JP2004153957 A JP 2004153957A
Authority
JP
Japan
Prior art keywords
voltage
abnormality
inverter
voltage control
time constant
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002317638A
Other languages
Japanese (ja)
Other versions
JP4056852B2 (en
Inventor
Yasuhiro Kiyofuji
康弘 清藤
Takashi Aihara
孝志 相原
Katsuto Kawabata
克人 川畑
Takayuki Onose
貴之 小野瀬
Yuji Ishida
祐二 石田
Kimio Urano
公男 浦野
Taku Sato
卓 佐藤
Hideki Waku
英樹 和久
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Tohoku Electric Power Co Inc
Hitachi Ltd
Original Assignee
Tohoku Electric Power Co Inc
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tohoku Electric Power Co Inc, Hitachi Ltd filed Critical Tohoku Electric Power Co Inc
Priority to JP2002317638A priority Critical patent/JP4056852B2/en
Publication of JP2004153957A publication Critical patent/JP2004153957A/en
Application granted granted Critical
Publication of JP4056852B2 publication Critical patent/JP4056852B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Inverter Devices (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a power conversion apparatus capable of preventing the occurrence of an excess current by quickly responding if an abnormality occurs in a grid to abruptly change a grid voltage, and suppressing the output of an unbalance component or a harmonic component in a normal time. <P>SOLUTION: Filters 15 and 16 input a detection voltage of the grid through a three-phase/dq axes converter 5. A grid abnormality determination means 17 inputs one of the outputs of the three-phase/dq axes converter 5, and outputs a time constant switching command to the filters 15 and 16 when the change rate exceeds a prescribed value. The filters 15 and 16 switch a response time constant to a long value in a normal time or to a short value at grid abnormality under the time constant switching command. <P>COPYRIGHT: (C)2004,JPO

Description

【0001】
【発明の属する技術分野】
本発明は、系統に並列接続して使用する電力変換装置に関し、特に、電力貯蔵システムや無効電力補償装置に用いて好適な、系統電力の供給を安定化する電力変換装置に関する。
【0002】
【従来の技術】
このような目的に用いる電力変換装置としては、ナトリウム・イオウ(NaS)電池とインバータを組み合わせた電力貯蔵システムや、無効電力補償装置(SVC:Static Var Compensator)等がある。これらのシステムにおいては、系統に誘導性インピーダンスを介してインバータを並列接続する。例えば、電力貯蔵システムでは、このインバータを、余剰電力でNaS電池を充電し、不足電力をNaS電池からの放電によって補うように制御する。この電力制御系に基き基準電流指令が決まり、電圧制御回路によりインバータの出力電流を前記基準電流に一致させるべく電圧制御信号を生成する。さらに、系統の検出電圧を電圧制御信号に加算してインバータの出力を補正し、系統電圧に変動があった時に、ただちにその変動に応答させようとしたものが知られている。しかしながら、上述の電力変換装置では、系統電圧に追従してその系統に電力を供給するので、系統電圧に不平衡成分や高調波成分が含まれている場合は、それらに対しても不要な動作をしてしまう。このため、定常時において電力変換装置に出力電圧の不平衡分や発生高調波が増大してしまう問題があった。これを解決する手段として、特許文献1には、系統の検出電圧を入力信号とするフィルタと、このフィルタの出力信号と系統の検出電圧信号のうちどちらか一方を出力する切り換え器を備えている。そして、検出電圧信号とフィルタ出力信号の差が所定の値よりも大きいときは、前記切り換え器の出力を系統電圧の検出電圧に切り換える技術を提案している。
【0003】
【特許文献1】
特開平07−123726号公報(全体)
【0004】
【発明が解決しようとする課題】
特許文献1では、検出回路の入力にフィルタの出力信号を使用しているので、原理的に、系統異常発生からその現象の検出までに一定の検出遅れが生じる。このため、系統の電圧急変に対する高速応答性が不十分である。
【0005】
本発明の目的は、定常時においては、不平衡成分や高調波成分の出力を抑制するとともに、系統異常により系統電圧が急変した場合には、高速に応答して過電流の発生を防止し得る電力変換装置を提供することである。
【0006】
発明者が系統異常波形を解析したところ、系統異常が発生した直後から系統の検出電圧はその振幅および位相が急変すること、系統の検出電圧の急変時に電力変換装置の出力電圧信号を高速に補正できなければ過電流の発生を招くことが判った。
【0007】
本発明の他の目的は、系統の検出電圧の急変時に、電力変換装置の出力電圧信号を高速に補正し、過電流の発生を抑制することである。
【0008】
また、上記解析によれば、系統異常期間中は系統の電圧信号は激しく変動し、フィルタ出力信号とは周期的に乖離が見られることが判った。そして、再閉路前に誤って系統異常が収束したと判断し、電圧信号からフィルタの出力信号へ切り換えた場合に、出力電圧補正信号が不連続に急変して過電流の発生を招く可能性があることが判った。
【0009】
本発明のさらに他の目的は、系統異常収束の時期を正確に判断し、出力電圧補正信号の不連続な急変と、これに基く過電流の発生を抑制することである。
【0010】
【課題を解決するための手段】
本発明の特徴とするところは、系統の検出電圧に応じて電圧制御信号を補正する構成の電力変換装置において、補正信号の前段に系統の検出電圧を入力信号とする時定数可変の低域通過フィルタと、系統の異常を判定する系統異常判定手段と、この判定手段が系統異常と判定したことに応じて、前記フィルタの時定数をそれまでよりも短い状態に切換えるとともに、系統異常判定手段が系統異常の収束を判定したことに応じて、前記フィルタの時定数をそれ以前の長い時定数状態まで連続的に戻す時定数切換え手段を備えたことである。
【0011】
ここで言う連続的とは、必ずしも全部が連続しているものに限らず、多段階的であったり、あるいは一部に不連続部があっても構わない。要は、ステップ状に一挙に時定数が切換るものと区別する意味である。
【0012】
このように、フィルタの時定数を長い時定数状態まで連続的に戻すことによって、電圧補正信号の急変に起因する過電流の発生を防止する。
【0013】
本発明の他の特徴とするところは、系統の検出電圧振幅又は位相の変化率がしきい値を超えたことに応じて系統異常を判定する手段と、この系統異常判定手段が系統の異常を判定しているとき、前記フィルタの時定数をそれ以外の期間よりも短く又は前記フィルタを介さず前記系統の検出電圧を補正信号として取り込む手段を備えたことである。
【0014】
このように、フィルタを介することなく、直接に系統の検出電圧そのものの振幅又は位相の変化率がしきい値を超えたことに応じて系統異常を判定するので、系統の電圧急変に対する高速応答性を改善する。
【0015】
本発明の更に他の特徴とするところは、系統の検出電圧振幅又は位相の変化率がしきい値を超えたことに応じて系統異常と判定し、この変化率がしきい値を下回りかつ系統異常判定後に所定時間が経過したことに応じて系統異常の収束を判定することである。
【0016】
このように、フィルタを介することなく、直接に系統の検出電圧そのものの振幅又は位相の変化率がしきい値を超えたことに応じて系統異常を判定するとともに、系統異常収束の判定に所定時間の要素を導入することによって、過電流の発生を防止する。
【0017】
本発明の他の目的及び特徴は、以下に述べる実施例の説明で明らかにする。
【0018】
【発明の実施の形態】
以下、本発明の実施例について図を参照して説明する。
【0019】
図1は、本発明の第1の実施例による電力変換装置を示すブロック図である。インバータ1は、誘導性インピーダンス2を介して系統電源3を有する系統に並列に接続されている。誘導性インピーダンス2としては、一般には変換装置用変圧器又は交流リアクトルが使用される。なお、電力貯蔵システムにおいては、18はNaS電池である。
【0020】
電圧制御回路は、電圧位相検出器4、三相/dq軸変換器5,6、d軸電流制御回路7、q軸電流制御回路8、dq軸/三相変換器9、パルス幅変調回路10、減算器11,12及び加算器13,14とで形成されている。インバータ1の出力電流Ia〜Icと、基準電流であるd軸及びq軸電流設定値Id’及びIq’との差に応じて電圧制御信号Ucd及びUcqを生成し、この電圧制御信号に応じて前記インバータの出力電圧を制御する。また、前記電圧制御回路は、系統の検出電圧Vsa〜Vscに応じて前記電圧制御信号Ucd及びUcqを補正し、Vcd及びVcqを得る。このとき、フィルタ15,16は、三相/dq軸変換器5を介して系統の検出電圧を入力している。系統異常判定手段17は、系統異常発生フラグτvを出力し、フィルタ15,16は系統異常発生時は応答時定数を短い状態に切り換え、それ以外のときは応答時定数を長い状態に切り換える。
【0021】
次に、本実施例の動作について説明する。先ず、本実施例の基本動作の概要を説明する。インバータ1が出力する各相の電圧をVca,Vcb,Vccとし、系統の各相の電圧をVsa,Vsb,Vscとし、系統の各相に流れる電流をIa,Ib,Icとする。誘導性インピーダンス2のインダクタンスをLとし、抵抗を無視すると上記諸量の間には、下記(1)〜(3)式の関係が成りたつ。
【0022】
L・(dIa/dt)=Vca−Vsa (1)
L・(dIb/dt)=Vcb−Vsb (2)
L・(dIc/dt)=Vcc−Vsc (3)
ここで、dq2軸への変換操作を行う。dq2軸への変換は、例えば、インバータ1の出力電圧に対して下記(4)式で変換操作を行う。他の量についても同様である。
【0023】
【数1】

Figure 2004153957
【0024】
上記の変換操作を(1)〜(3)式について行えば(5),(6)式となる。
【0025】
L・(dId/dt)=Vcd−Vsd−ωLIq (5)
L・(dIq/dt)=Vcq−Vsq+ωLId (6)
ここで、Vcd,Vcqはインバータ1の発生電圧を2軸に変換した量、Vsd,Vsqは系統電圧を2軸に変換した量、Id,Iqはインバータ1の電流を2軸に変換した量、ωは系統電圧の角周波数である。
【0026】
更に、インバータ1の出力電圧を下記(7),(8)式に基づいて決める。
【0027】
Vcd=Vsd+ωLIq+Ucd (7)
Vcq=Vsq−ωLId+Ucq (8)
(7),(8)式を(5),(6)式に代入すると、(9),(10)式となる。
【0028】
L・(dId/dt)=Ucd (9)
L・(dIq/dt)=Ucq (10)
上記(9),(10)式から、Idを制御するにはUcdを、Iqを制御するにはUcqを制御すればよいことが分かる。したがって、インバータ1の各相の出力電圧は、Ucd,Ucqの操作量に基づいて(7),(8)式から得られるVcd,Vcqを三相に逆変換することで求められる。その逆変換は、下記(11)式で表せる。
【0029】
【数2】
Figure 2004153957
【0030】
次に、図1を参照して具体的に説明する。電圧位相検出器4では、系統電源3から検出した三相検出電圧Vsa,Vsb,Vscに基づいて、系統電圧の位相を求めてサイン波(以下、sinωtと記す)とコサイン波(以下、cosωtと記す)の信号を発生する。三相/dq軸変換器6は、インバータ1の三相出力電流Ia,Ib,Icを入力して、電圧位相検出器4から出力されるsinωt信号とcosωt信号から、d軸電流Idとq軸電流Iqを出力する。
【0031】
d軸電流Idは、減算器11においてd軸電流設定値Id’と比較され、その偏差がd軸電流制御回路7に入力される。d軸電流制御回路7は、前記偏差が0になるような信号を出力する。このd軸電流制御回路7の出力Udcとフィルタ15の出力Vsd2は、加算器13において加算され、d軸電圧設定値Vcdとしてdq軸/三相変換器9に入力される。
【0032】
同様に、q軸電流Iqは、減算器12においてq軸電流設定値Iq’と比較され、その偏差がq軸電流制御回路8に入力される。q軸電流制御回路8は、前記偏差が0になるような信号を出力する。このq軸電流制御回路8の出力Ucqとフィルタ16の出力Vsq2は、加算器14において加算され、q軸電圧設定値Vcqとしてdq軸/三相変換器9に入力される。
【0033】
dq軸/三相変換器9は、入力したd軸電圧設定値Vcdとq軸電圧設定値Vcqとを逆変換することによって三相電圧指令値Vca’,Vcb’,Vcc’を得て、これらをパルス幅変調回路10に出力する。パルス幅変調回路10は、インバータの三相出力電圧Vca,Vcb,Vccが三相電圧指令値Vca’,Vcb’,Vcc’と等しくなるようにインバータ1を制御する。
【0034】
次に、本実施例の特徴動作を図1を参照して説明する。三相/dq軸変換器5は、系統から三相電圧Vsa,Vsb,Vscを入力して、d軸電圧Vsd1とq軸電圧Vsq1に変換する。フィルタ15は、d軸電圧Vsd1を入力してd軸電圧Vsd2として出力する。ここで、2軸変換された電圧は、正相電圧が直流、逆相電圧が2倍調波、高調波電圧が高調波成分となるため、低域フィルタを用いることにより、d軸電圧Vsd2は正相電圧成分のみとなる。同様に、フィルタ16は、q軸電圧Vsq1を入力して系統電圧の正相分のみであるq軸電圧Vsq2を出力する。
【0035】
系統異常判定手段17は、三相/dq変換器5の出力であるd軸電圧Vsd1を入力する。d軸電圧Vsd1は、通常、系統電圧の正相分振幅値に相当する。系統異常判定手段17は、d軸電圧Vsd1の変化率の絶対値|ΔVsd1|を演算して、所定の設定値ΔVmaxと比較する。Vsd1の変化率の絶対値|ΔVsd1|が、設定値ΔVmaxより大きい場合は、系統異常発生と判断して、フィルタ15,16に対してそれらの時定数τvを長い状態τv1から短い状態τv2に切り換える指令を出力する。この指令はVsd1の変化率の絶対値|ΔVsd1|が設定値ΔVmaxより小さくなる状態が、設定された系統異常継続想定時間t1を超過するまで継続される。言い換えると、系統電圧振幅の変化率|ΔVsd1|が、しきい値ΔVmax以内に戻った状態が所定時間t1だけ継続したことによって、系統異常の収束と判定している。
【0036】
フィルタ時定数の具体例は、通常時にτv1=2[ms]、系統異常時はτv2=0.1[ms]である。フィルタ15,16は、(12)式で表される機能を持つ構成とすることが望ましい。すなわち、i回目のサンプリング時のフィルタ出力値Yは、入力値X、係数a、前回(i―1)の出力値Y の下で、
=aX+(1−a)Y (12)
となる特性を持つことである。このようにすれば、フィルタの時定数τvが、τv=τv1=2[ms]からτv=τv2=0.1[ms]に短くなるときは、0.1[ms]の短時間に変化する。一方、τv2=0.1[ms]からτv1=2[ms]へと長くなるときは、2[ms]をかけて連続的に変化する。
【0037】
また、系統異常継続想定時間t1は、例えばt1=200[ms]である。検出電圧振幅の変化率ΔVsd1は、離散制御において検出電圧振幅の前回取込み値と今回取込み値の差分である。取込み周期は約100[μs]、しきい値ΔVmaxは、0.03[pu]/100[μs]としている。
【0038】
系統電圧の急変がない場合は、系統異常判定手段17において、電圧Vsd1の変化率は小さくなっているため、判定手段17はフィルタ15及び16に対して時定数切り換え指令を出力しない。これにより、フィルタ15及び16は、時定数が長い状態τv=τv1(≧τv2)に保たれ、フィルタ出力Vsd2,Vsq2は、系統の検出電圧Vsd1,Vsq1に含まれる逆相分や高調波分は充分に除去された状態となる。
【0039】
一方、系統電圧において、電圧の急変があった場合は、系統異常判定手段17において、電圧Vsd1の変化率は一定値よりも大きくなり、判定手段17はフィルタ15及び16に対して時定数切り換え指令を直ちに出力する。例えば、サンプリングタイム100[μs]とすれば、前回と今回のサンプリング電圧値そのものの偏差により、100[μs]強で電圧の急変を検出できる。これにより、フィルタ15及び16は、直ちに短い時定数状態τv=τv2(≦τv1)に切り換わり、フィルタ出力Vsd2,Vsq2は、系統の検出電圧Vsd1,Vsq1に含まれる逆相分や高調波分がほぼそのまま伝わる状態となる。
【0040】
これにより、系統が定常状態では、系統異常判定手段17における電圧Vsd1の変化率が一定値以下であり、長い時定数のフィルタ15,16を通して系統電圧正相分が得られる。したがって、逆相電圧や高調波成分の影響をなくすことができ、きれいな波形でインバータ1を動作させることができる。
【0041】
一方、系統異常で電圧急変が発生した場合には、系統異常判定手段17における電圧Vsd1の変化率が一定値を超え、フィルタ15,16の時定数切り換え指令が出力される。このため、短い時定数であるフィルタ15,16を通した制御に高速に切り換えられ、系統の瞬時電圧に高速に追従して応答できる。
【0042】
したがって、本実施例の電力変換装置は、定常時における波形改善と異常時等における応答改善との双方を実現することができる。
【0043】
図2は、本発明の第2の実施例による電力変換装置を示すブロック図である。なお、図1に示す第1の実施例の構成要素と同一のものには同一符号を付して説明を省略する。第1の実施例と異なる構成は、系統異常判定手段17の入力信号がd軸電圧Vsd1ではなく、q軸電圧Vsq1であることである。q軸電圧Vsq1は、通常時において系統電圧の位相に相当する。q軸電圧Vsq1が変動する状態は系統電圧位相が変動しており、系統異常状態にあることを意味する。
【0044】
本実施例は、第1の実施例に比べ、系統異常判定手段17の入力信号が異なるのみであり、入力信号の取扱いは第1の実施例と全く同一である。したがって、本実施例の電力変換装置は、第1の実施例の電力変換装置と全く同様に、定常時における波形改善と異常時等における応答改善との双方を実現することができる。
【0045】
図3は、本発明の第1及び第2の実施例による系統電圧波形の挙動例である。2線地絡系統異常におけるd軸電圧Vsd1、q軸電圧Vsq1の解析波形と、フィルタ時定数切り換えにより算出されたd軸電圧Vsd2、q軸電圧Vsq2の解析波形である。フィルタを通過する前の信号である電圧Vsd1とVsq1に注目すると、通常時はVsd1=1[pu]、Vsq1=0[pu]付近で細かく振動しており、系統異常時にVsd1、Vsq1が大きく変動していることが正相電圧軌跡から理解できる。フィルタを通過した後の信号であるVsd2(Vsq2も同じ)に注目すると、通常時はVsd2=1[pu](Vsq2=0[pu])付近でほぼ一定値になっている。また、系統異常時はVsd1(Vsq1)とほぼ同じ挙動をしていることが正相電圧軌跡から理解できる。
【0046】
これらの実施例の電力変換装置においては、系統電圧が定常状態であるときには、系統異常判定手段17における系統の検出電圧振幅または検出電圧位相の変化率が所定の値よりも小さい。したがって、フィルタの時定数は長い状態となり、そのフィルタの出力を用いてインバータを制御する。これにより、電力変換装置は、インバータの出力において逆相電圧や高調波成分を減少させることができる。
【0047】
更に、これらの実施例の電力変換装置は、系統異常によって電圧急変が発生した場合には、系統異常判定手段における系統の検出電圧振幅または検出電圧位相の変化率が所定の値よりも大きくなる。したがって、フィルタの時定数は短い状態となり、系統の検出電圧にほぼ追従した信号を用いてインバータを制御する。判定手段の入力信号として、フィルタを通過した信号を使用せず生の信号のみを使用しているため、フィルタによる検出遅れ、例えば10[ms]がなく、約100分の1である100[μs]で判定が可能である。また、フィルタ出力と生信号を切り換えるのではなく、フィルタの時定数を切り換えるため、(12)式で述べたように、フィルタ内部の積分成分が寄与して出力電圧補正信号が不連続に急変することがない。これにより、本電力変換装置は、電圧急変に対して安定して高速に応答することができる。
【0048】
系統異常解析結果から、所定値以上の系統の検出電圧振幅又は位相の変化率が観測されるのは、系統異常発生直後と系統異常除去直後、再閉路直後が主である。それ以外の期間では前記変化率が所定の値より小さくなる状態が継続することが確認されている。前記変化率が所定の値より小さくなっていても系統異常が継続しているわけで、この期間にフィルタ時定数を短い状態から長い状態に戻すと電圧急変に対して高速に応答できず過電流を招いてしまう。一方、系統異常発生から異常除去を経由して高速再閉路までの時間は、電力事業者毎に一定の管理値内で実施されている。この管理値より若干長い時間を系統異常継続想定時間に設定する。これらの実施例の電力変換装置では、前記変化率が所定の値より小さくなる状態が、系統異常想定継続時間を超えて継続した場合に、フィルタの時定数を短い状態から長い状態に切り換えて、そのフィルタの出力を用いてインバータを制御する。充分な確認時限を持たせているため系統の検出電圧の変動が無い状況での切り換えが確保される。
【0049】
なお、系統異常の様相によっては、中速再閉路、低速再閉路が選択される場合もあるが、この場合は、欠相検出、不足電圧検出により母線が遮断されるため、本発明でも対応できない領域となる。
【0050】
【発明の効果】
本発明によれば、定常時においては、不平衡成分や高調波成分の出力を抑制するとともに、系統異常により系統電圧が急変した場合には、高速に応答して過電流の発生を防止し得る電力変換装置を提供することができる。
【図面の簡単な説明】
【図1】本発明の第1の実施例による電力変換装置を示すブロック図である。
【図2】本発明の第2の実施例による電力変換装置を示すブロック図である。
【図3】本発明の第1及び第2の実施例による系統電圧の挙動例を示す波形図である。
【符号の説明】
1…インバータ、2…誘導性インピーダンス、3…系統電源、4…電圧位相検出器、5,6…三相/dq軸変換器、7…d軸電流制御回路、8…q軸電流制御回路、9…dq軸/三相変換器、10…パルス幅変調回路、11,12…減算器、13,14…加算器、15,16…フィルタ、17…系統異常判定手段、18…NaS電池。[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a power converter used in parallel with a power system, and more particularly to a power converter suitable for use in a power storage system and a reactive power compensator that stabilizes supply of system power.
[0002]
[Prior art]
As a power conversion device used for such a purpose, there are a power storage system in which a sodium-sulfur (NaS) battery and an inverter are combined, a reactive power compensator (SVC: Static Var Compensator), and the like. In these systems, an inverter is connected in parallel to the system via an inductive impedance. For example, in the power storage system, the inverter is controlled so that the NaS battery is charged with surplus power and the insufficient power is supplemented by discharging from the NaS battery. A reference current command is determined based on this power control system, and a voltage control circuit generates a voltage control signal so that the output current of the inverter matches the reference current. Further, there has been known an apparatus which corrects an output of an inverter by adding a detected voltage of a system to a voltage control signal, and immediately responds to a change in the system voltage when the change occurs. However, in the above-described power converter, power is supplied to the system following the system voltage. Therefore, if the system voltage includes an unbalanced component or a harmonic component, an unnecessary operation is performed on the component. Will do. For this reason, there has been a problem that the unbalance of the output voltage and the generated harmonics increase in the power converter in the steady state. As means for solving this, Patent Document 1 includes a filter that uses a system detection voltage as an input signal, and a switch that outputs one of an output signal of the filter and a system detection voltage signal. . Then, when the difference between the detection voltage signal and the filter output signal is larger than a predetermined value, a technique for switching the output of the switch to the detection voltage of the system voltage has been proposed.
[0003]
[Patent Document 1]
JP-A-07-123726 (whole)
[0004]
[Problems to be solved by the invention]
In Patent Literature 1, an output signal of a filter is used as an input of a detection circuit. Therefore, in principle, a certain detection delay occurs from occurrence of a system abnormality to detection of the phenomenon. For this reason, high-speed response to a sudden voltage change in the system is insufficient.
[0005]
An object of the present invention is to suppress the output of unbalanced components and harmonic components in a steady state, and to prevent the occurrence of overcurrent by responding quickly when the system voltage suddenly changes due to a system abnormality. An object of the present invention is to provide a power conversion device.
[0006]
The inventor analyzed the system abnormal waveform and found that immediately after the system abnormality occurred, the amplitude and phase of the detected voltage of the system suddenly changed, and the output voltage signal of the power converter was quickly corrected when the detected voltage of the system suddenly changed. It was found that if not possible, overcurrent would occur.
[0007]
Another object of the present invention is to correct the output voltage signal of the power converter at a high speed when the detected voltage of the system changes suddenly, and to suppress the occurrence of overcurrent.
[0008]
Further, according to the above analysis, it was found that the voltage signal of the system fluctuated drastically during the system abnormal period, and a divergence from the filter output signal was periodically observed. Then, when it is determined that the system abnormality has converged by mistake before the reclosing, and the voltage signal is switched to the output signal of the filter, the output voltage correction signal may suddenly change discontinuously and an overcurrent may occur. I found it to be.
[0009]
Still another object of the present invention is to accurately determine the timing of system abnormality convergence and suppress discontinuous sudden change of the output voltage correction signal and occurrence of overcurrent based on the discontinuous sudden change.
[0010]
[Means for Solving the Problems]
A feature of the present invention is that in a power conversion device configured to correct a voltage control signal in accordance with a detected voltage of a system, a low-pass filter having a variable time constant using a detected voltage of the system as an input signal before the correction signal. A filter, a system abnormality determining means for determining a system abnormality, and switching the time constant of the filter to a shorter state than before until the system abnormality determining means determines that the system abnormality has occurred. A time-constant switching means is provided for continuously returning the time constant of the filter to the previous long time-constant state in response to the determination of the convergence of the system abnormality.
[0011]
The term “continuous” as used herein is not necessarily limited to the case where the whole is continuous, but may be multi-stepped or may have a discontinuous portion in part. The point is to distinguish it from the one in which the time constant is switched at once in a step-like manner.
[0012]
As described above, by continuously returning the time constant of the filter to the long time constant state, occurrence of an overcurrent due to a sudden change in the voltage correction signal is prevented.
[0013]
According to another feature of the present invention, there is provided a means for determining a system abnormality in response to a change rate of a detected voltage amplitude or a phase of a system exceeding a threshold value, and the system abnormality determining means determines whether or not the system is abnormal. When the determination is made, the time constant of the filter is shorter than the other period or a means for taking in the detection voltage of the system as a correction signal without passing through the filter is provided.
[0014]
As described above, since the system abnormality is determined directly when the rate of change in the amplitude or phase of the detection voltage itself of the system exceeds the threshold value without passing through a filter, high-speed response to a sudden change in system voltage is achieved. To improve.
[0015]
Still another feature of the present invention is that a system abnormality is determined in response to a change rate of a detected voltage amplitude or a phase of a system exceeding a threshold, and the change rate falls below the threshold and the system is changed. The convergence of the system abnormality is determined in accordance with the lapse of a predetermined time after the abnormality determination.
[0016]
As described above, the system abnormality is directly determined without passing through the filter in accordance with the change rate of the amplitude or phase of the system detection voltage itself exceeding the threshold value, and the system abnormality convergence is determined for a predetermined time. The occurrence of overcurrent is prevented by introducing the element of (1).
[0017]
Other objects and features of the present invention will become apparent from the following description of embodiments.
[0018]
BEST MODE FOR CARRYING OUT THE INVENTION
Hereinafter, embodiments of the present invention will be described with reference to the drawings.
[0019]
FIG. 1 is a block diagram showing a power converter according to a first embodiment of the present invention. The inverter 1 is connected in parallel to a system having a system power supply 3 via an inductive impedance 2. As the inductive impedance 2, a transformer for a converter or an AC reactor is generally used. In the power storage system, reference numeral 18 denotes a NaS battery.
[0020]
The voltage control circuit includes a voltage phase detector 4, three-phase / dq-axis converters 5, 6, a d-axis current control circuit 7, a q-axis current control circuit 8, a dq-axis / three-phase converter 9, a pulse width modulation circuit 10. , And subtracters 11 and 12 and adders 13 and 14. Voltage control signals Ucd and Ucq are generated in accordance with the difference between the output currents Ia to Ic of the inverter 1 and the d-axis and q-axis current set values Id ′ and Iq ′, which are reference currents. And controlling the output voltage of the inverter. Further, the voltage control circuit corrects the voltage control signals Ucd and Ucq according to system detection voltages Vsa to Vsc to obtain Vcd and Vcq. At this time, the filters 15 and 16 are receiving the system detection voltage via the three-phase / dq-axis converter 5. The system abnormality determination unit 17 outputs a system abnormality occurrence flag τv, and the filters 15 and 16 switch the response time constant to a short state when a system abnormality occurs, and switch the response time constant to a long state otherwise.
[0021]
Next, the operation of the present embodiment will be described. First, an outline of the basic operation of the present embodiment will be described. The voltages of the respective phases output from the inverter 1 are Vca, Vcb, and Vcc, the voltages of the respective phases of the system are Vsa, Vsb, and Vsc, and the currents flowing through the respective phases of the system are Ia, Ib, and Ic. Assuming that the inductance of the inductive impedance 2 is L and the resistance is ignored, the following equations (1) to (3) are established between the above-mentioned quantities.
[0022]
L · (dIa / dt) = Vca−Vsa (1)
L · (dIb / dt) = Vcb−Vsb (2)
L · (dIc / dt) = Vcc−Vsc (3)
Here, a conversion operation to the dq2 axis is performed. For conversion to the dq2 axis, for example, a conversion operation is performed on the output voltage of the inverter 1 using the following equation (4). The same applies to other quantities.
[0023]
(Equation 1)
Figure 2004153957
[0024]
If the above conversion operation is performed for equations (1) to (3), equations (5) and (6) are obtained.
[0025]
L · (dId / dt) = Vcd−Vsd−ωLIq (5)
L · (dIq / dt) = Vcq−Vsq + ωLId (6)
Here, Vcd and Vcq are amounts obtained by converting the voltage generated by the inverter 1 into two axes, Vsd and Vsq are amounts obtained by converting the system voltage into two axes, Id and Iq are amounts obtained by converting the current of the inverter 1 into two axes, ω is the angular frequency of the system voltage.
[0026]
Further, the output voltage of the inverter 1 is determined based on the following equations (7) and (8).
[0027]
Vcd = Vsd + ωLIq + Ucd (7)
Vcq = Vsq−ωLId + Ucq (8)
Substituting equations (7) and (8) into equations (5) and (6) yields equations (9) and (10).
[0028]
L · (dId / dt) = Ucd (9)
L · (dIq / dt) = Ucq (10)
From the above equations (9) and (10), it can be seen that Ucd should be controlled to control Id, and Ucq should be controlled to control Iq. Therefore, the output voltage of each phase of the inverter 1 is obtained by inversely converting Vcd and Vcq obtained from the equations (7) and (8) into three phases based on the manipulated variables of Ucd and Ucq. The inverse transformation can be expressed by the following equation (11).
[0029]
(Equation 2)
Figure 2004153957
[0030]
Next, a specific description will be given with reference to FIG. The voltage phase detector 4 determines the phase of the system voltage based on the three-phase detection voltages Vsa, Vsb, and Vsc detected from the system power supply 3 to obtain a sine wave (hereinafter, referred to as sinωt) and a cosine wave (hereinafter, cosωt). ) Is generated. The three-phase / dq-axis converter 6 receives the three-phase output currents Ia, Ib, and Ic of the inverter 1 and obtains the d-axis current Id and the q-axis current from the sinωt signal and the cosωt signal output from the voltage phase detector 4. The current Iq is output.
[0031]
The d-axis current Id is compared with the d-axis current set value Id ′ in the subtractor 11, and the deviation is input to the d-axis current control circuit 7. The d-axis current control circuit 7 outputs a signal such that the deviation becomes zero. The output Udc of the d-axis current control circuit 7 and the output Vsd2 of the filter 15 are added in the adder 13 and input to the dq-axis / three-phase converter 9 as a d-axis voltage set value Vcd.
[0032]
Similarly, the q-axis current Iq is compared with the q-axis current set value Iq ′ in the subtractor 12, and the deviation is input to the q-axis current control circuit 8. The q-axis current control circuit 8 outputs a signal such that the deviation becomes zero. The output Ucq of the q-axis current control circuit 8 and the output Vsq2 of the filter 16 are added in the adder 14 and input to the dq-axis / three-phase converter 9 as a q-axis voltage set value Vcq.
[0033]
The dq-axis / three-phase converter 9 obtains three-phase voltage command values Vca ′, Vcb ′, and Vcc ′ by inversely converting the input d-axis voltage set value Vcd and q-axis voltage set value Vcq. Is output to the pulse width modulation circuit 10. The pulse width modulation circuit 10 controls the inverter 1 so that the three-phase output voltages Vca, Vcb, Vcc of the inverter become equal to the three-phase voltage command values Vca ′, Vcb ′, Vcc ′.
[0034]
Next, the characteristic operation of the present embodiment will be described with reference to FIG. The three-phase / dq-axis converter 5 receives three-phase voltages Vsa, Vsb, and Vsc from the system and converts them into a d-axis voltage Vsd1 and a q-axis voltage Vsq1. The filter 15 receives the d-axis voltage Vsd1 and outputs it as a d-axis voltage Vsd2. Here, the biaxially converted voltage is such that the positive-phase voltage is DC, the negative-phase voltage is a second harmonic, and the harmonic voltage is a harmonic component. Therefore, by using a low-pass filter, the d-axis voltage Vsd2 becomes Only the positive phase voltage component is provided. Similarly, the filter 16 receives the q-axis voltage Vsq1 and outputs a q-axis voltage Vsq2 that is only the positive-phase component of the system voltage.
[0035]
The system abnormality determination unit 17 receives the d-axis voltage Vsd1 output from the three-phase / dq converter 5. The d-axis voltage Vsd1 usually corresponds to the positive phase amplitude value of the system voltage. The system abnormality determination means 17 calculates the absolute value | ΔVsd1 | of the rate of change of the d-axis voltage Vsd1 and compares it with a predetermined set value ΔVmax. If the absolute value | ΔVsd1 | of the rate of change of Vsd1 is larger than the set value ΔVmax, it is determined that a system abnormality has occurred, and the time constants τv of the filters 15 and 16 are switched from the long state τv1 to the short state τv2. Output command. This command is continued until the absolute value | ΔVsd1 | of the rate of change of Vsd1 becomes smaller than the set value ΔVmax until the set system abnormality continuation expected time t1 is exceeded. In other words, when the rate of change | ΔVsd1 | of the system voltage amplitude returns within the threshold value ΔVmax for a predetermined time t1, it is determined that the system abnormality has converged.
[0036]
A specific example of the filter time constant is τv1 = 2 [ms] in a normal state, and τv2 = 0.1 [ms] in a system abnormality. It is desirable that the filters 15 and 16 have a configuration having a function represented by the expression (12). That is, the filter output value Y i of the time of sampling of the i-th, the input value X i, coefficients a, the output value Y i of the previous (i-1) - Under 1,
Y i = aX i + (1 -a) Y i - 1 (12)
It has the following characteristics. In this way, when the time constant τv of the filter becomes shorter from τv = τv1 = 2 [ms] to τv = τv2 = 0.1 [ms], it changes in a short time of 0.1 [ms]. . On the other hand, when it becomes longer from τv2 = 0.1 [ms] to τv1 = 2 [ms], it changes continuously over 2 [ms].
[0037]
The system abnormality continuation assumed time t1 is, for example, t1 = 200 [ms]. The change rate ΔVsd1 of the detected voltage amplitude is a difference between the previously obtained value and the currently obtained value of the detected voltage amplitude in the discrete control. The fetch cycle is about 100 [μs], and the threshold value ΔVmax is 0.03 [pu] / 100 [μs].
[0038]
When there is no sudden change in the system voltage, the change rate of the voltage Vsd1 in the system abnormality judgment unit 17 is small, so that the judgment unit 17 does not output a time constant switching command to the filters 15 and 16. As a result, the filters 15 and 16 are kept in a state in which the time constant is long τv = τv1 (≧ τv2), and the filter outputs Vsd2 and Vsq2 have the opposite phase components and harmonic components included in the system detection voltages Vsd1 and Vsq1. It will be in a state of being sufficiently removed.
[0039]
On the other hand, when there is a sudden change in the system voltage, the change rate of the voltage Vsd1 becomes larger than a fixed value in the system abnormality judging unit 17, and the judging unit 17 instructs the filters 15 and 16 to switch the time constant. Is output immediately. For example, if the sampling time is 100 [μs], a sudden change in the voltage can be detected at a little over 100 [μs] due to the difference between the previous and current sampling voltage values. As a result, the filters 15 and 16 immediately switch to the short time constant state τv = τv2 (≦ τv1), and the filter outputs Vsd2 and Vsq2 have the negative phase components and harmonic components included in the system detection voltages Vsd1 and Vsq1. It will be transmitted almost as it is.
[0040]
Accordingly, when the system is in a steady state, the rate of change of the voltage Vsd1 in the system abnormality determination means 17 is equal to or less than a certain value, and the system voltage positive phase component is obtained through the filters 15 and 16 having long time constants. Therefore, the influence of the negative phase voltage and the harmonic component can be eliminated, and the inverter 1 can be operated with a clean waveform.
[0041]
On the other hand, when a sudden change in voltage occurs due to a system abnormality, the rate of change of the voltage Vsd1 in the system abnormality determination means 17 exceeds a certain value, and a time constant switching command for the filters 15 and 16 is output. Therefore, the control is quickly switched to the control through the filters 15 and 16 having a short time constant, and the response can be made to follow the instantaneous voltage of the system at a high speed.
[0042]
Therefore, the power conversion device according to the present embodiment can achieve both a waveform improvement in a steady state and a response improvement in an abnormal state.
[0043]
FIG. 2 is a block diagram showing a power converter according to a second embodiment of the present invention. The same components as those of the first embodiment shown in FIG. The configuration different from the first embodiment is that the input signal of the system abnormality determination means 17 is not the d-axis voltage Vsd1 but the q-axis voltage Vsq1. The q-axis voltage Vsq1 normally corresponds to the phase of the system voltage. A state in which the q-axis voltage Vsq1 fluctuates means that the system voltage phase has fluctuated and is in a system abnormal state.
[0044]
This embodiment is different from the first embodiment only in the input signal of the system abnormality judging means 17, and the handling of the input signal is exactly the same as the first embodiment. Therefore, the power converter of the present embodiment can realize both the improvement of the waveform at the time of steady state and the improvement of the response at the time of abnormality or the like, just like the power converter of the first embodiment.
[0045]
FIG. 3 is an example of the behavior of the system voltage waveform according to the first and second embodiments of the present invention. 5 shows an analysis waveform of a d-axis voltage Vsd1 and an analysis waveform of a q-axis voltage Vsq1 in a two-line ground fault system abnormality, and an analysis waveform of a d-axis voltage Vsd2 and a q-axis voltage Vsq2 calculated by switching a filter time constant. Paying attention to the voltages Vsd1 and Vsq1, which are signals before passing through the filter, they normally vibrate finely near Vsd1 = 1 [pu] and Vsq1 = 0 [pu], and Vsd1 and Vsq1 fluctuate greatly when the system is abnormal. Can be understood from the positive-sequence voltage locus. Focusing on Vsd2 (also Vsq2), which is a signal after passing through the filter, it is almost constant at around Vsd2 = 1 [pu] (Vsq2 = 0 [pu]) in normal times. Also, it can be understood from the positive-phase voltage locus that the behavior is almost the same as Vsd1 (Vsq1) when the system is abnormal.
[0046]
In the power converters of these embodiments, when the system voltage is in a steady state, the change rate of the detected voltage amplitude or detected voltage phase of the system in the system abnormality determination means 17 is smaller than a predetermined value. Therefore, the time constant of the filter becomes long, and the inverter is controlled using the output of the filter. Thereby, the power converter can reduce the negative-phase voltage and the harmonic component in the output of the inverter.
[0047]
Furthermore, in the power converters of these embodiments, when a sudden change in voltage occurs due to a system abnormality, the change rate of the detected voltage amplitude or detected voltage phase of the system in the system abnormality determination means becomes larger than a predetermined value. Therefore, the time constant of the filter is short, and the inverter is controlled using a signal substantially following the detected voltage of the system. Since only the raw signal is used as the input signal of the determination means without using the signal passed through the filter, there is no detection delay by the filter, for example, 10 [ms], and is 100 [μs], which is about 1/100. ] Can be used for the determination. Further, since the time constant of the filter is switched instead of switching between the filter output and the raw signal, as described in the equation (12), the integrated component inside the filter contributes and the output voltage correction signal suddenly changes discontinuously. Nothing. Thereby, the present power converter can respond stably and rapidly to a sudden change in voltage.
[0048]
The change rate of the detected voltage amplitude or phase of a system having a predetermined value or more is observed from the system abnormality analysis result mainly immediately after the occurrence of the system abnormality, immediately after the system abnormality is removed, and immediately after the reclosing. It has been confirmed that the state in which the rate of change is smaller than a predetermined value continues during other periods. Even if the rate of change is smaller than a predetermined value, the system abnormality continues, and if the filter time constant is returned from a short state to a long state during this period, it is not possible to quickly respond to a sudden change in voltage, resulting in an overcurrent. Will be invited. On the other hand, the time from the occurrence of a system abnormality to the high-speed reclosing via the abnormality elimination is implemented within a certain management value for each electric power company. A time slightly longer than this management value is set as the system abnormality continuation estimated time. In the power converters of these embodiments, when the state in which the change rate is smaller than a predetermined value continues beyond the system abnormality assumed continuation time, the time constant of the filter is switched from a short state to a long state, The inverter is controlled using the output of the filter. Since there is a sufficient confirmation time limit, switching in a situation where there is no change in the detection voltage of the system is ensured.
[0049]
Depending on the state of the system abnormality, the medium-speed reclosing circuit and the low-speed reclosing circuit may be selected. In this case, the bus is cut off by the detection of the open phase and the detection of the undervoltage. Area.
[0050]
【The invention's effect】
ADVANTAGE OF THE INVENTION According to this invention, the output of an unbalanced component and a harmonic component can be suppressed at the time of a steady state, and when a system voltage changes suddenly by a system abnormality, it can respond quickly and can prevent generation | occurrence | production of overcurrent. A power converter can be provided.
[Brief description of the drawings]
FIG. 1 is a block diagram showing a power converter according to a first embodiment of the present invention.
FIG. 2 is a block diagram showing a power converter according to a second embodiment of the present invention.
FIG. 3 is a waveform chart showing a behavior example of a system voltage according to the first and second embodiments of the present invention.
[Explanation of symbols]
DESCRIPTION OF SYMBOLS 1 ... Inverter, 2 ... Inductive impedance, 3 ... System power supply, 4 ... Voltage phase detector, 5, 6 ... Three-phase / dq-axis converter, 7 ... d-axis current control circuit, 8 ... q-axis current control circuit, 9: dq axis / three-phase converter, 10: pulse width modulation circuit, 11, 12: subtractor, 13, 14: adder, 15, 16: filter, 17: system abnormality determination means, 18: NaS battery.

Claims (7)

系統に誘導性インピーダンスを介して並列接続されたインバータと、このインバータの出力電流と基準電流の差に応じて電圧制御信号を生成し、この電圧制御信号に応じて前記インバータの出力電圧を制御する電圧制御回路とを有し、系統の検出電圧に応じて前記電圧制御信号を補正する構成の電力変換装置において、補正信号の前段に挿入され前記系統の検出電圧を入力信号とする時定数可変の低域通過フィルタと、前記系統の異常を判定する系統異常判定手段と、この系統異常判定手段が系統の異常を判定したことに応じて、前記フィルタの時定数をそれ以前よりも短い状態に切換えるとともに、前記系統異常判定手段が系統異常の収束を判定したことに応じて、前記フィルタの時定数をそれ以前の長い時定数状態まで連続的に戻す時定数切換え手段を備えたことを特徴とする電力変換装置。An inverter connected in parallel to the system via an inductive impedance, and a voltage control signal generated according to a difference between an output current of the inverter and a reference current, and an output voltage of the inverter is controlled according to the voltage control signal. A power control device having a voltage control circuit and correcting the voltage control signal in accordance with the detection voltage of the system, wherein the time constant variable is inserted at a stage preceding the correction signal and the detection voltage of the system is used as an input signal. A low-pass filter, system abnormality determining means for determining an abnormality in the system, and switching the time constant of the filter to a state shorter than before in response to the system abnormality determining means determining an abnormality in the system. In addition, in response to the system abnormality determination means determining the convergence of the system abnormality, the time constant of the filter is continuously returned to the previous long time constant state. Power conversion apparatus characterized by comprising a switching means. 系統に誘導性インピーダンスを介して並列接続されたインバータと、このインバータの出力電流と基準電流の差に応じて電圧制御信号を生成し、この電圧制御信号に応じて前記インバータの出力電圧を制御する電圧制御回路と、前記電圧制御信号を補正するように挿入され前記系統の検出電圧を入力信号とする低域通過フィルタとを備えた電力変換装置において、前記系統の検出電圧振幅又は位相の変化率がしきい値を超えたことに応じて系統異常を判定する手段と、この系統異常判定手段が系統の異常を判定しているとき、前記フィルタの時定数をそれ以外の期間よりも短く又は前記フィルタを介さず前記系統の検出電圧を補正信号として取り込む手段を備えたことを特徴とする電力変換装置。An inverter connected in parallel to the system via an inductive impedance, and a voltage control signal generated according to a difference between an output current of the inverter and a reference current, and an output voltage of the inverter is controlled according to the voltage control signal. In a power converter including a voltage control circuit and a low-pass filter inserted so as to correct the voltage control signal and having a detection voltage of the system as an input signal, a change rate of a detected voltage amplitude or a phase of the system. Means for determining a system abnormality according to exceeding the threshold value, and when the system abnormality determination means has determined an abnormality in the system, the time constant of the filter is shorter than other periods or the A power converter comprising: means for taking in the detected voltage of the system as a correction signal without using a filter. 系統に誘導性インピーダンスを介して並列接続されたインバータと、このインバータの出力電流と基準電流の差に応じて電圧制御信号を生成し、この電圧制御信号に応じて前記インバータの出力電圧を制御する電圧制御回路とを有し、系統の検出電圧に応じて前記電圧制御信号を補正する構成の電力変換装置において、補正信号の前段に前記系統の検出電圧を入力信号とする低域通過フィルタと、前記系統の検出電圧振幅又は位相の変化率がしきい値を超えたことに応じて系統異常と判定し、この変化率がしきい値を下回りかつ系統異常判定後に所定時間が経過したことに応じて系統異常の収束を判定する系統異常判定手段と、この判定手段が系統異常と判定した期間では、前記フィルタの時定数をそれ以外の期間よりも短く又は前記フィルタを介さず前記系統の検出電圧を補正信号として取り込む手段を備えたことを特徴とする電力変換装置。An inverter connected in parallel to the system via an inductive impedance, and a voltage control signal generated according to a difference between an output current of the inverter and a reference current, and an output voltage of the inverter is controlled according to the voltage control signal. A power conversion device having a voltage control circuit and correcting the voltage control signal in accordance with a detection voltage of a system, a low-pass filter having a detection voltage of the system as an input signal at a stage preceding the correction signal, It is determined that the system is abnormal when the rate of change of the detected voltage amplitude or phase of the system exceeds a threshold, and when a predetermined time elapses after the rate of change falls below the threshold and the system abnormality is determined. System abnormality determining means for determining the convergence of the system abnormality based on the time constant of the filter during the period when the determination means determines that the system is abnormal. Power conversion apparatus characterized by comprising means for capturing a correction signal to detect a voltage of the system without going through. 系統に誘導性インピーダンスを介して並列接続されたインバータと、このインバータの出力電流と基準電流の差に応じて電圧制御信号を生成し、この電圧制御信号に応じて前記インバータの出力電圧を制御する電圧制御回路とを有し、系統の検出電圧に応じて前記電圧制御信号を補正する構成の電力変換装置において、補正信号の前段に前記系統の検出電圧を入力信号とする低域通過フィルタと、前記系統の検出電圧振幅の変化率がしきい値を超えたことに応じて系統異常と判定し、この変化率がしきい値を下回りかつ系統異常判定後に所定時間が経過したことに応じて系統異常の収束を判定する系統異常判定手段と、この判定手段が系統異常と判定した期間では前記フィルタの時定数を短い状態に、それ以外の期間は前記時定数を長い状態に切換える手段を備えたことを特徴とする電力変換装置。An inverter connected in parallel to the system via an inductive impedance, and a voltage control signal generated according to a difference between an output current of the inverter and a reference current, and an output voltage of the inverter is controlled according to the voltage control signal. A power conversion device having a voltage control circuit and correcting the voltage control signal in accordance with a detection voltage of a system, a low-pass filter having a detection voltage of the system as an input signal at a stage preceding the correction signal, When the change rate of the detected voltage amplitude of the system exceeds the threshold value, it is determined that the system is abnormal, and when the change rate falls below the threshold value and a predetermined time has elapsed after the determination of the system abnormality, the system is determined to be abnormal. A system abnormality determining means for determining convergence of the abnormality; and a state in which the time constant of the filter is short during a period in which the determination means determines that the system is abnormal, and a long time constant during other periods. Power conversion apparatus characterized by comprising a means for switching. 請求項4において、前記系統異常判定手段は、前記系統の三相電圧をdq軸に変換する手段と、この変換により得られたd軸電圧の変化率を予定値と比較する手段を備えたことを特徴とする電力変換装置。5. The system according to claim 4, wherein the system abnormality determination unit includes a unit configured to convert the three-phase voltage of the system into a dq axis, and a unit configured to compare a change rate of the d-axis voltage obtained by the conversion with a predetermined value. A power converter characterized by the above-mentioned. 系統に誘導性インピーダンスを介して並列接続されたインバータと、このインバータの出力電流と基準電流の差に応じて電圧制御信号を生成し、この電圧制御信号に応じて前記インバータの出力電圧を制御する電圧制御回路とを有し、系統の検出電圧に応じて前記電圧制御信号を補正する構成の電力変換装置において、補正信号の前段に前記系統の検出電圧を入力信号とする低域通過フィルタと、前記系統の検出電圧位相の変化率がしきい値を超えたことに応じて系統異常と判定し、この変化率がしきい値を下回りかつ系統異常判定後に所定時間が経過したことに応じて系統異常の収束を判定する系統異常判定手段と、この判定手段が系統異常と判定した期間では前記フィルタの時定数を短い状態に、それ以外の期間は前記時定数を長い状態に切換える手段を備えたことを特徴とする電力変換装置。An inverter connected in parallel to the system via an inductive impedance, and a voltage control signal generated according to a difference between an output current of the inverter and a reference current, and an output voltage of the inverter is controlled according to the voltage control signal. A power conversion device having a voltage control circuit and correcting the voltage control signal according to a detection voltage of a system, wherein a low-pass filter that uses the detection voltage of the system as an input signal at a stage preceding the correction signal; When the rate of change of the detected voltage phase of the system exceeds a threshold, it is determined that the system is abnormal, and when the rate of change falls below the threshold and a predetermined time has elapsed after the determination of the system abnormality, the system is determined to be abnormal. A system abnormality determining means for determining convergence of the abnormality; and a state in which the time constant of the filter is short during a period in which the determination means determines that the system is abnormal, and a long time constant during other periods. Power conversion apparatus characterized by comprising a means for switching. 請求項6において、前記系統異常判定手段は、前記系統の三相電圧をdq軸に変換する手段と、この変換により得られたq軸電圧の変化率を予定値と比較する手段を備えたことを特徴とする電力変換装置。7. The system according to claim 6, wherein the system abnormality determination unit includes a unit configured to convert the three-phase voltage of the system into dq axes, and a unit configured to compare a change rate of the q-axis voltage obtained by the conversion with a predetermined value. A power converter characterized by the above-mentioned.
JP2002317638A 2002-10-31 2002-10-31 Power converter Expired - Fee Related JP4056852B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002317638A JP4056852B2 (en) 2002-10-31 2002-10-31 Power converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002317638A JP4056852B2 (en) 2002-10-31 2002-10-31 Power converter

Publications (2)

Publication Number Publication Date
JP2004153957A true JP2004153957A (en) 2004-05-27
JP4056852B2 JP4056852B2 (en) 2008-03-05

Family

ID=32460983

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002317638A Expired - Fee Related JP4056852B2 (en) 2002-10-31 2002-10-31 Power converter

Country Status (1)

Country Link
JP (1) JP4056852B2 (en)

Cited By (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007129803A (en) * 2005-11-01 2007-05-24 Fuji Electric Systems Co Ltd Power stabilizing system using power storage facility, and its controller
JP2008160960A (en) * 2006-12-22 2008-07-10 Toshiba Mitsubishi-Electric Industrial System Corp Parallel operation controller for ac power output converter
JP2008167524A (en) * 2006-12-27 2008-07-17 Tokyo Electric Power Co Inc:The Inverter controller
JP2009044897A (en) * 2007-08-10 2009-02-26 Daihen Corp Signal extraction circuit, and system interconnection inverter system including the same
WO2009125589A1 (en) * 2008-04-10 2009-10-15 パナソニック株式会社 Inertia force sensor
JP2011055591A (en) * 2009-08-31 2011-03-17 Daihen Corp Inverter control circuit and grid-connected inverter system with the same
JP2011067008A (en) * 2009-09-17 2011-03-31 Mitsubishi Electric Corp Power converter
JP2011151895A (en) * 2010-01-19 2011-08-04 Miwa Electric Co Ltd Accident detector and method of detecting accident
JP2011188665A (en) * 2010-03-10 2011-09-22 Daihen Corp Inverter control circuit and grid-connected inverter system equipped with the same
JP2011217464A (en) * 2010-03-31 2011-10-27 Daihen Corp Inverter control circuit and system-interconnected inverter system equipped with the same
WO2012127910A1 (en) * 2011-03-23 2012-09-27 北陸電力株式会社 Distributed power supply system
JP2012231606A (en) * 2011-04-26 2012-11-22 Fuji Electric Co Ltd System interconnection power conversion device
JP2013059146A (en) * 2011-09-07 2013-03-28 Mitsubishi Electric Corp Control device for power converter
JP2013215093A (en) * 2013-07-22 2013-10-17 Daihen Corp Inverter control circuit, and system interconnection inverter system having inverter control circuit
WO2014208932A1 (en) * 2013-06-26 2014-12-31 포스코에너지 주식회사 Apparatus and method for controlling overcurrent of grid-connected inverter due to abnormal grid voltage
WO2016051500A1 (en) * 2014-09-30 2016-04-07 株式会社安川電機 Power conversion device, power generation system, and current control method
WO2018123008A1 (en) * 2016-12-28 2018-07-05 三菱電機株式会社 Converter device, motor driving apparatus, refrigerator, air conditioning apparatus, and heat pump water heater
WO2018211949A1 (en) * 2017-05-15 2018-11-22 株式会社日立製作所 Power conversion device
JP2019097288A (en) * 2017-11-22 2019-06-20 株式会社明電舎 Power conversion device
CN111896798A (en) * 2020-08-04 2020-11-06 中车青岛四方车辆研究所有限公司 Method and device for detecting output unbalanced power of auxiliary converter
CN112236931A (en) * 2019-05-14 2021-01-15 东芝三菱电机产业系统株式会社 Phase-loss detection device for power conversion device
JP2021035251A (en) * 2019-08-28 2021-03-01 富士電機株式会社 AC system monitoring system
CN114285036A (en) * 2022-03-07 2022-04-05 深圳市德兰明海科技有限公司 Three-phase power grid abnormity detection method and system

Cited By (42)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4518002B2 (en) * 2005-11-01 2010-08-04 富士電機システムズ株式会社 Power stabilization system using power storage device and control device thereof
JP2007129803A (en) * 2005-11-01 2007-05-24 Fuji Electric Systems Co Ltd Power stabilizing system using power storage facility, and its controller
JP2008160960A (en) * 2006-12-22 2008-07-10 Toshiba Mitsubishi-Electric Industrial System Corp Parallel operation controller for ac power output converter
JP2008167524A (en) * 2006-12-27 2008-07-17 Tokyo Electric Power Co Inc:The Inverter controller
JP2009044897A (en) * 2007-08-10 2009-02-26 Daihen Corp Signal extraction circuit, and system interconnection inverter system including the same
US8397569B2 (en) 2008-04-10 2013-03-19 Panasonic Corporation Inertial force sensor
WO2009125589A1 (en) * 2008-04-10 2009-10-15 パナソニック株式会社 Inertia force sensor
JPWO2009125589A1 (en) * 2008-04-10 2011-07-28 パナソニック株式会社 Inertial force sensor
JP5494477B2 (en) * 2008-04-10 2014-05-14 パナソニック株式会社 Inertial force sensor
JP2011055591A (en) * 2009-08-31 2011-03-17 Daihen Corp Inverter control circuit and grid-connected inverter system with the same
JP2011067008A (en) * 2009-09-17 2011-03-31 Mitsubishi Electric Corp Power converter
JP2011151895A (en) * 2010-01-19 2011-08-04 Miwa Electric Co Ltd Accident detector and method of detecting accident
JP2011188665A (en) * 2010-03-10 2011-09-22 Daihen Corp Inverter control circuit and grid-connected inverter system equipped with the same
JP2014064469A (en) * 2010-03-31 2014-04-10 Daihen Corp Inverter control circuit and system interconnection inverter system having the inverter control circuit
JP2011217464A (en) * 2010-03-31 2011-10-27 Daihen Corp Inverter control circuit and system-interconnected inverter system equipped with the same
US9509145B2 (en) 2011-03-23 2016-11-29 Hokuriku Electric Power Company Distributed power supply system
WO2012127910A1 (en) * 2011-03-23 2012-09-27 北陸電力株式会社 Distributed power supply system
JP2012205325A (en) * 2011-03-23 2012-10-22 Hokuriku Electric Power Co Inc:The Distributed power supply system
CN103430441A (en) * 2011-03-23 2013-12-04 北陆电力株式会社 Distributed power supply system
JP2012231606A (en) * 2011-04-26 2012-11-22 Fuji Electric Co Ltd System interconnection power conversion device
JP2013059146A (en) * 2011-09-07 2013-03-28 Mitsubishi Electric Corp Control device for power converter
US9712043B2 (en) 2013-06-26 2017-07-18 Posco Energy Co., Ltd. Apparatus and method for controlling overcurrent of grid-connected inverter due to abnormal grid voltage
JP2016524449A (en) * 2013-06-26 2016-08-12 ポスコエナジー株式会社Posco Energy Co.,Ltd. Overcurrent suppressing device and method for grid-connected inverter due to grid voltage abnormality
WO2014208932A1 (en) * 2013-06-26 2014-12-31 포스코에너지 주식회사 Apparatus and method for controlling overcurrent of grid-connected inverter due to abnormal grid voltage
KR101493511B1 (en) * 2013-06-26 2015-02-16 포스코에너지 주식회사 An apparatus and a method for controlling an overcurrent of a grid connected inverter according to error of grid voltage
JP2013215093A (en) * 2013-07-22 2013-10-17 Daihen Corp Inverter control circuit, and system interconnection inverter system having inverter control circuit
US10516330B2 (en) 2014-09-30 2019-12-24 Kabushiki Kaisha Yaskawa Denki Power converting device for controlling current based on oscillation component of voltage amplitude, and current control method based on oscillation component of voltage amplitude
WO2016051500A1 (en) * 2014-09-30 2016-04-07 株式会社安川電機 Power conversion device, power generation system, and current control method
JPWO2016051500A1 (en) * 2014-09-30 2017-04-27 株式会社安川電機 Power converter, power generation system, and current control method
WO2018123008A1 (en) * 2016-12-28 2018-07-05 三菱電機株式会社 Converter device, motor driving apparatus, refrigerator, air conditioning apparatus, and heat pump water heater
JPWO2018123008A1 (en) * 2016-12-28 2019-04-04 三菱電機株式会社 Converter device, motor drive device, refrigerator, air conditioner, and heat pump water heater
WO2018211949A1 (en) * 2017-05-15 2018-11-22 株式会社日立製作所 Power conversion device
JP2018196190A (en) * 2017-05-15 2018-12-06 株式会社日立製作所 Power conversion device
JP2019097288A (en) * 2017-11-22 2019-06-20 株式会社明電舎 Power conversion device
CN112236931A (en) * 2019-05-14 2021-01-15 东芝三菱电机产业系统株式会社 Phase-loss detection device for power conversion device
CN112236931B (en) * 2019-05-14 2023-12-22 东芝三菱电机产业系统株式会社 Phase failure detection device for power conversion device
JP2021035251A (en) * 2019-08-28 2021-03-01 富士電機株式会社 AC system monitoring system
JP7318419B2 (en) 2019-08-28 2023-08-01 富士電機株式会社 AC system monitoring system
CN111896798A (en) * 2020-08-04 2020-11-06 中车青岛四方车辆研究所有限公司 Method and device for detecting output unbalanced power of auxiliary converter
CN111896798B (en) * 2020-08-04 2022-12-09 中车青岛四方车辆研究所有限公司 Method and device for detecting output unbalanced power of auxiliary converter
CN114285036A (en) * 2022-03-07 2022-04-05 深圳市德兰明海科技有限公司 Three-phase power grid abnormity detection method and system
CN114285036B (en) * 2022-03-07 2022-07-05 深圳市德兰明海科技有限公司 Three-phase power grid abnormity detection method and system

Also Published As

Publication number Publication date
JP4056852B2 (en) 2008-03-05

Similar Documents

Publication Publication Date Title
JP4056852B2 (en) Power converter
JP5542609B2 (en) Reactive power compensator
US11056907B2 (en) Uninterruptible power supply device
JPH04190633A (en) Method for operating inverter in parallel and apparatus thereof
JP2008306805A (en) Power conversion device
US20220158568A1 (en) Control device and power conversion device
Hamed et al. A fast recovery technique for grid-connected converters after short dips using a hybrid structure PLL
JP2012252537A (en) System-interconnected inverter device
Jabbarnejad et al. Combined control of grid connected converters based on a flexible switching table for fast dynamic and reduced harmonics
JP2009106017A (en) Active filter function device
US11063530B2 (en) Method for removing direct current component at output terminal of MMC converter
JP2008220106A (en) Pwm controller
EP0607011B1 (en) Control device for system interconnection inverter
JP2002238163A (en) Power converter
JP6361398B2 (en) Control device for power conversion device for grid connection, and power conversion device for grid connection
JP4034458B2 (en) Self-excited AC / DC converter control device and circuit breaker circuit control device
JP2016032325A (en) Power conversion device for system interconnection
JPH07123726A (en) Power converter
JP7086741B2 (en) Grid interconnection inverter device and stabilization control method
JP2001136664A (en) Distributed power generating system
WO2020217427A1 (en) Control device
JPH10201099A (en) Active filter
JP2007225427A (en) Power interruption detecting circuit and uninterruptible power supply unit
EP4318917A1 (en) Power conversion device and control device
Rajesh et al. Shunt active filter for multi-level inverters using DDSRF with state delay controller

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041214

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20070124

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070410

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20070518

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070611

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A821

Effective date: 20070518

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20070724

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070925

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071016

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071022

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20071211

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20071212

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20101221

Year of fee payment: 3

LAPS Cancellation because of no payment of annual fees