JP2004055843A - 薄膜トランジスタ又は半導体装置及びそれらの設計方法 - Google Patents

薄膜トランジスタ又は半導体装置及びそれらの設計方法 Download PDF

Info

Publication number
JP2004055843A
JP2004055843A JP2002211602A JP2002211602A JP2004055843A JP 2004055843 A JP2004055843 A JP 2004055843A JP 2002211602 A JP2002211602 A JP 2002211602A JP 2002211602 A JP2002211602 A JP 2002211602A JP 2004055843 A JP2004055843 A JP 2004055843A
Authority
JP
Japan
Prior art keywords
area
channel formation
gate electrode
region
formation region
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2002211602A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004055843A5 (https=
Inventor
Masahiko Hayakawa
早川 昌彦
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Semiconductor Energy Laboratory Co Ltd
Original Assignee
Semiconductor Energy Laboratory Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Semiconductor Energy Laboratory Co Ltd filed Critical Semiconductor Energy Laboratory Co Ltd
Priority to JP2002211602A priority Critical patent/JP2004055843A/ja
Publication of JP2004055843A publication Critical patent/JP2004055843A/ja
Publication of JP2004055843A5 publication Critical patent/JP2004055843A5/ja
Withdrawn legal-status Critical Current

Links

Images

Landscapes

  • Devices For Indicating Variable Information By Combining Individual Elements (AREA)
  • Thin Film Transistor (AREA)
JP2002211602A 2002-07-19 2002-07-19 薄膜トランジスタ又は半導体装置及びそれらの設計方法 Withdrawn JP2004055843A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002211602A JP2004055843A (ja) 2002-07-19 2002-07-19 薄膜トランジスタ又は半導体装置及びそれらの設計方法

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002211602A JP2004055843A (ja) 2002-07-19 2002-07-19 薄膜トランジスタ又は半導体装置及びそれらの設計方法

Publications (2)

Publication Number Publication Date
JP2004055843A true JP2004055843A (ja) 2004-02-19
JP2004055843A5 JP2004055843A5 (https=) 2005-10-27

Family

ID=31934790

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002211602A Withdrawn JP2004055843A (ja) 2002-07-19 2002-07-19 薄膜トランジスタ又は半導体装置及びそれらの設計方法

Country Status (1)

Country Link
JP (1) JP2004055843A (https=)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015130511A (ja) * 2009-07-18 2015-07-16 株式会社半導体エネルギー研究所 半導体装置
CN108496277A (zh) * 2016-01-29 2018-09-04 夏普株式会社 扫描天线

Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0997909A (ja) * 1995-09-28 1997-04-08 Sharp Corp 液晶表示装置
JPH11186394A (ja) * 1997-12-19 1999-07-09 Matsushita Electric Ind Co Ltd 半導体集積回路の製造方法
JP2000183169A (ja) * 1998-12-10 2000-06-30 Nec Corp 回路設計方法および装置、情報記憶媒体、集積回路装置
JP2001210716A (ja) * 2000-01-25 2001-08-03 Nec Ic Microcomput Syst Ltd レイアウト設計方法
JP2001223275A (ja) * 2000-02-09 2001-08-17 Nec Corp 半導体装置及びその製造方法

Patent Citations (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH0997909A (ja) * 1995-09-28 1997-04-08 Sharp Corp 液晶表示装置
JPH11186394A (ja) * 1997-12-19 1999-07-09 Matsushita Electric Ind Co Ltd 半導体集積回路の製造方法
JP2000183169A (ja) * 1998-12-10 2000-06-30 Nec Corp 回路設計方法および装置、情報記憶媒体、集積回路装置
JP2001210716A (ja) * 2000-01-25 2001-08-03 Nec Ic Microcomput Syst Ltd レイアウト設計方法
JP2001223275A (ja) * 2000-02-09 2001-08-17 Nec Corp 半導体装置及びその製造方法

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2015130511A (ja) * 2009-07-18 2015-07-16 株式会社半導体エネルギー研究所 半導体装置
CN108496277A (zh) * 2016-01-29 2018-09-04 夏普株式会社 扫描天线

Similar Documents

Publication Publication Date Title
CN111384113B (zh) 有机发光显示设备
JP5101116B2 (ja) 表示装置及びその製造方法
JP4785809B2 (ja) デュアルパネルタイプ有機電界発光素子及びその製造方法
KR100437475B1 (ko) 평판 디스플레이 장치용 표시 소자 제조 방법
JP5697737B2 (ja) 薄膜トランジスタアレイ基板及びその製造方法
KR101855259B1 (ko) 유기전계발광 표시장치 및 그 제조 방법
KR101931337B1 (ko) 삼중 금속층 게이트 요소를 갖는 박막 트랜지스터 기판 제조 방법
CN102473737B (zh) 发光显示装置及其制造方法
JP2001109395A (ja) El表示装置
US20190187500A1 (en) Tft substrate and manufacturing method thereof
CN107452768B (zh) 有机发光二极管显示器及其制造方法
JP2004253511A (ja) 表示装置
WO2004010741A1 (ja) アクティブマトリクス有機el表示装置及びその製造方法
US7432138B2 (en) Thin film transistor substrate and manufacturing method for the same
CN1873989B (zh) 薄膜晶体管以及制造薄膜晶体管基板的方法
JP2001100655A (ja) El表示装置
KR100590249B1 (ko) 유기전계 발광표시장치 및 그의 제조방법
JP2002033481A (ja) 薄膜半導体装置
US7612377B2 (en) Thin film transistor array panel with enhanced storage capacitors
JP2001100663A (ja) El表示装置
JP2004055843A (ja) 薄膜トランジスタ又は半導体装置及びそれらの設計方法
KR20110113042A (ko) 어레이 기판 및 이의 제조방법
KR102235421B1 (ko) 어레이 기판 및 그 제조방법
KR101475313B1 (ko) 어레이 기판의 제조방법
KR102423678B1 (ko) 박막 트랜지스터 표시판 및 그 제조 방법

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20050714

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050714

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080829

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080916

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20081006