JP2003517678A - レジスタと他のメモリ手段とを具備するマイクロコンピュータのレジスタ装置 - Google Patents

レジスタと他のメモリ手段とを具備するマイクロコンピュータのレジスタ装置

Info

Publication number
JP2003517678A
JP2003517678A JP2001545954A JP2001545954A JP2003517678A JP 2003517678 A JP2003517678 A JP 2003517678A JP 2001545954 A JP2001545954 A JP 2001545954A JP 2001545954 A JP2001545954 A JP 2001545954A JP 2003517678 A JP2003517678 A JP 2003517678A
Authority
JP
Japan
Prior art keywords
register
shift register
cell
shift
transfer gate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001545954A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003517678A5 (enExample
Inventor
アウエ,アクセル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Robert Bosch GmbH
Original Assignee
Robert Bosch GmbH
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Robert Bosch GmbH filed Critical Robert Bosch GmbH
Publication of JP2003517678A publication Critical patent/JP2003517678A/ja
Publication of JP2003517678A5 publication Critical patent/JP2003517678A5/ja
Pending legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30098Register arrangements
    • G06F9/30141Implementation provisions of register files, e.g. ports
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/18Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G11C19/282Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements with charge storage in a depletion layer, i.e. charge coupled devices [CCD]

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Microcomputers (AREA)
  • Executing Machine-Instructions (AREA)
  • Logic Circuits (AREA)
JP2001545954A 1999-12-15 2000-10-26 レジスタと他のメモリ手段とを具備するマイクロコンピュータのレジスタ装置 Pending JP2003517678A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
DE19960716.8 1999-12-15
DE19960716A DE19960716A1 (de) 1999-12-15 1999-12-15 Registeranordnung eines Mikrocomputers mit einem Register und weiteren Speichermitteln
PCT/DE2000/003781 WO2001044928A1 (de) 1999-12-15 2000-10-26 Registeranordnung eines mikrocomputers mit einem register und mit weiteren speichermitteln

Publications (2)

Publication Number Publication Date
JP2003517678A true JP2003517678A (ja) 2003-05-27
JP2003517678A5 JP2003517678A5 (enExample) 2007-12-20

Family

ID=7932901

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001545954A Pending JP2003517678A (ja) 1999-12-15 2000-10-26 レジスタと他のメモリ手段とを具備するマイクロコンピュータのレジスタ装置

Country Status (6)

Country Link
US (1) US6728330B1 (enExample)
EP (1) EP1240585B1 (enExample)
JP (1) JP2003517678A (enExample)
CN (1) CN1273889C (enExample)
DE (2) DE19960716A1 (enExample)
WO (1) WO2001044928A1 (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020526861A (ja) * 2018-01-23 2020-08-31 維男 中村 マーチングメモリ及び計算機システム

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE10215771A1 (de) 2002-04-10 2003-11-20 Infineon Technologies Ag Konfigurierbares Rechenwerk

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52133738A (en) * 1976-04-30 1977-11-09 Sharp Corp Caluculation control system
JPH02105398A (ja) * 1988-08-29 1990-04-17 Philips Gloeilampenfab:Nv 駆動シフトレジスタ

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1459951A (en) * 1974-07-25 1976-12-31 Integrated Photomatrix Ltd Shift registers
US5142677A (en) * 1989-05-04 1992-08-25 Texas Instruments Incorporated Context switching devices, systems and methods
DE19611520A1 (de) 1996-03-23 1997-09-25 Bosch Gmbh Robert System zum Test eines in einem Steuergerät eingebauten Rechners

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS52133738A (en) * 1976-04-30 1977-11-09 Sharp Corp Caluculation control system
JPH02105398A (ja) * 1988-08-29 1990-04-17 Philips Gloeilampenfab:Nv 駆動シフトレジスタ

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2020526861A (ja) * 2018-01-23 2020-08-31 維男 中村 マーチングメモリ及び計算機システム

Also Published As

Publication number Publication date
CN1409840A (zh) 2003-04-09
CN1273889C (zh) 2006-09-06
WO2001044928A1 (de) 2001-06-21
EP1240585B1 (de) 2003-07-16
DE19960716A1 (de) 2001-06-21
DE50002946D1 (de) 2003-08-21
US6728330B1 (en) 2004-04-27
EP1240585A1 (de) 2002-09-18

Similar Documents

Publication Publication Date Title
US20250156440A1 (en) Data transfer with a bit vector operation device
US8117567B2 (en) Structure for implementing memory array device with built in computation capability
US6047339A (en) Buffering data that flows between buses operating at different frequencies
US5968160A (en) Method and apparatus for processing data in multiple modes in accordance with parallelism of program by using cache memory
US4884192A (en) Information processor capable of data transfer among plural digital data processing units by using an active transmission line having locally controlled storage of data
WO2001042926A1 (en) Interface for a memory unit
JP2002202916A (ja) データ処理装置
US12289107B2 (en) Low-power retention flip-flop
JP2003517678A (ja) レジスタと他のメモリ手段とを具備するマイクロコンピュータのレジスタ装置
JPS63116236A (ja) 情報処理装置
EP0143351A2 (en) Memory device with a register interchange function
KR100332188B1 (ko) 커맨드 적재 고대역폭 메모리와 그 메모리 내에서 커맨드를 적재하고 보류중인 동작을 자체 실행하는 방법
EP0208287A2 (en) Direct memory access controller
US7133954B2 (en) Data bus system for micro controller
US7035966B2 (en) Processing system with direct memory transfer
US6032229A (en) Semiconductor memory device and information processor using the same
US7240144B2 (en) Arbitration of data transfer requests
EP0020972B1 (en) Program controlled microprocessing apparatus
EP0333231B1 (en) Microcomputer system capable of accessing to memory at high speed
EP0291353B1 (en) Microcomputers
US20070136564A1 (en) Method and apparatus to save and restore context using scan cells
EP0687984A1 (en) Data processing system having an address/data bus directly coupled to peripheral device
JP3886314B2 (ja) データ転送回路及びその回路を用いた半導体集積回路装置
JP2002189591A (ja) プロセッサ
HK1006756B (en) Microcomputers

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071026

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071026

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100831

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100907

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20110215