CN1273889C - 具有一个寄存器和其他存储装置的微型计算机寄存器装置 - Google Patents
具有一个寄存器和其他存储装置的微型计算机寄存器装置 Download PDFInfo
- Publication number
- CN1273889C CN1273889C CNB008172234A CN00817223A CN1273889C CN 1273889 C CN1273889 C CN 1273889C CN B008172234 A CNB008172234 A CN B008172234A CN 00817223 A CN00817223 A CN 00817223A CN 1273889 C CN1273889 C CN 1273889C
- Authority
- CN
- China
- Prior art keywords
- register
- shift register
- shift
- cell
- transfer gate
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Expired - Fee Related
Links
Images
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/30098—Register arrangements
- G06F9/30141—Implementation provisions of register files, e.g. ports
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/18—Digital stores in which the information is moved stepwise, e.g. shift registers using capacitors as main elements of the stages
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C19/00—Digital stores in which the information is moved stepwise, e.g. shift registers
- G11C19/28—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
- G11C19/282—Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements with charge storage in a depletion layer, i.e. charge coupled devices [CCD]
Landscapes
- Engineering & Computer Science (AREA)
- Software Systems (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Power Engineering (AREA)
- Microcomputers (AREA)
- Executing Machine-Instructions (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| DE19960716.8 | 1999-12-15 | ||
| DE19960716A DE19960716A1 (de) | 1999-12-15 | 1999-12-15 | Registeranordnung eines Mikrocomputers mit einem Register und weiteren Speichermitteln |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| CN1409840A CN1409840A (zh) | 2003-04-09 |
| CN1273889C true CN1273889C (zh) | 2006-09-06 |
Family
ID=7932901
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| CNB008172234A Expired - Fee Related CN1273889C (zh) | 1999-12-15 | 2000-10-26 | 具有一个寄存器和其他存储装置的微型计算机寄存器装置 |
Country Status (6)
| Country | Link |
|---|---|
| US (1) | US6728330B1 (enExample) |
| EP (1) | EP1240585B1 (enExample) |
| JP (1) | JP2003517678A (enExample) |
| CN (1) | CN1273889C (enExample) |
| DE (2) | DE19960716A1 (enExample) |
| WO (1) | WO2001044928A1 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| DE10215771A1 (de) | 2002-04-10 | 2003-11-20 | Infineon Technologies Ag | Konfigurierbares Rechenwerk |
| KR102294108B1 (ko) * | 2018-01-23 | 2021-08-26 | 다다오 나카무라 | 마칭 메모리 및 컴퓨터 시스템 |
Family Cites Families (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| GB1459951A (en) | 1974-07-25 | 1976-12-31 | Integrated Photomatrix Ltd | Shift registers |
| JPS52133738A (en) * | 1976-04-30 | 1977-11-09 | Sharp Corp | Caluculation control system |
| US5142677A (en) * | 1989-05-04 | 1992-08-25 | Texas Instruments Incorporated | Context switching devices, systems and methods |
| JPH02105398A (ja) * | 1988-08-29 | 1990-04-17 | Philips Gloeilampenfab:Nv | 駆動シフトレジスタ |
| DE19611520A1 (de) | 1996-03-23 | 1997-09-25 | Bosch Gmbh Robert | System zum Test eines in einem Steuergerät eingebauten Rechners |
-
1999
- 1999-12-15 DE DE19960716A patent/DE19960716A1/de not_active Withdrawn
-
2000
- 2000-10-26 CN CNB008172234A patent/CN1273889C/zh not_active Expired - Fee Related
- 2000-10-26 JP JP2001545954A patent/JP2003517678A/ja active Pending
- 2000-10-26 EP EP00983061A patent/EP1240585B1/de not_active Expired - Lifetime
- 2000-10-26 DE DE50002946T patent/DE50002946D1/de not_active Expired - Lifetime
- 2000-10-26 WO PCT/DE2000/003781 patent/WO2001044928A1/de not_active Ceased
- 2000-10-26 US US10/168,165 patent/US6728330B1/en not_active Expired - Fee Related
Also Published As
| Publication number | Publication date |
|---|---|
| DE50002946D1 (de) | 2003-08-21 |
| CN1409840A (zh) | 2003-04-09 |
| US6728330B1 (en) | 2004-04-27 |
| EP1240585B1 (de) | 2003-07-16 |
| JP2003517678A (ja) | 2003-05-27 |
| WO2001044928A1 (de) | 2001-06-21 |
| DE19960716A1 (de) | 2001-06-21 |
| EP1240585A1 (de) | 2002-09-18 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US20250156440A1 (en) | Data transfer with a bit vector operation device | |
| US10725952B2 (en) | Accessing status information | |
| US6145027A (en) | DMA controller with split channel transfer capability and FIFO buffering allowing transmit channel to get ahead of corresponding receive channel by preselected number of elements | |
| KR20220041224A (ko) | 시스템 온 칩과 메모리 칩을 연결하는 가속기 칩 | |
| US20220300437A1 (en) | Memory chip connecting a system on a chip and an accelerator chip | |
| WO2006091283A2 (en) | Memory device and method having multiple internal data buses and memory bank interleaving | |
| US6507899B1 (en) | Interface for a memory unit | |
| CN105874436A (zh) | 用于自主存储器的方法及系统 | |
| CN107743621B (zh) | 集成电路输入及输出 | |
| CN1273889C (zh) | 具有一个寄存器和其他存储装置的微型计算机寄存器装置 | |
| JP2001157049A5 (enExample) | ||
| US20080282069A1 (en) | Method and system for designing a flexible hardware state machine | |
| US5157772A (en) | Data bus arrangement with improved speed and timing | |
| US8764874B2 (en) | Arrangement, method, integrated circuit and device for routing requests | |
| US6366979B1 (en) | Apparatus and method for shorting retransmit recovery times utilizing cache memory in high speed FIFO | |
| JP3520570B2 (ja) | メモリアクセス制御装置 | |
| JP2010049511A (ja) | 共有メモリへのアクセス方式およびマルチcpu構成のプログラマブルコントローラ | |
| JP3886314B2 (ja) | データ転送回路及びその回路を用いた半導体集積回路装置 | |
| CN1689106A (zh) | 具有数据存储装置的电子装置 | |
| KR20040078475A (ko) | 뱅크별로 데이터 라인의 부하 차이에 기인하는 스큐를제거할 수 있는 기입 드라이버를 구비하는 반도체메모리장치 및 이의 스큐 제거방법 | |
| US20040252702A1 (en) | Arbiter circuit | |
| WO1997043719A1 (en) | Data-path architecture for speed | |
| JPH04326438A (ja) | 記憶装置 | |
| JPH03142773A (ja) | 順序制御つきメモリ | |
| JPH0561809A (ja) | 半導体集積回路のメモリ制御回路 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| C06 | Publication | ||
| PB01 | Publication | ||
| C10 | Entry into substantive examination | ||
| SE01 | Entry into force of request for substantive examination | ||
| C14 | Grant of patent or utility model | ||
| GR01 | Patent grant | ||
| C17 | Cessation of patent right | ||
| CF01 | Termination of patent right due to non-payment of annual fee |
Granted publication date: 20060906 Termination date: 20101026 |