JP2003324283A - Multilayer printed wiring board - Google Patents

Multilayer printed wiring board

Info

Publication number
JP2003324283A
JP2003324283A JP2002128724A JP2002128724A JP2003324283A JP 2003324283 A JP2003324283 A JP 2003324283A JP 2002128724 A JP2002128724 A JP 2002128724A JP 2002128724 A JP2002128724 A JP 2002128724A JP 2003324283 A JP2003324283 A JP 2003324283A
Authority
JP
Japan
Prior art keywords
printed wiring
multilayer printed
wiring board
substrate
insulating substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002128724A
Other languages
Japanese (ja)
Inventor
Kiyotaka Tsukada
輝代隆 塚田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Ibiden Co Ltd
Original Assignee
Ibiden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibiden Co Ltd filed Critical Ibiden Co Ltd
Priority to JP2002128724A priority Critical patent/JP2003324283A/en
Publication of JP2003324283A publication Critical patent/JP2003324283A/en
Pending legal-status Critical Current

Links

Landscapes

  • Production Of Multi-Layered Print Wiring Board (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a multilayer printed wiring board which can easily perform pressure bonding to laminated layers and surely obtain connection between upper and lower boards. <P>SOLUTION: This multilayer printed wiring board is formed by pressure- bonding laminated layers of a first board 1 and a second board 2. The first board 1 includes a first insulating board 17 and a first via hole 14. The second board 2 includes a second insulating board 27 and a second conductor layer 23 connected to the first via 14 or/and a second via 24. The first insulating board 17 and the second insulating board 27 are formed of thermosetting resins. <P>COPYRIGHT: (C)2004,JPO

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【技術分野】本発明は,上下間の導通の確実に行うこと
ができる多層プリント配線板に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a multilayer printed wiring board capable of surely conducting electrical connection between upper and lower sides.

【0002】[0002]

【従来技術】多層プリント配線板は,導体層を形成した
絶縁基板を複数積層圧着したものである。各導体層はビ
アを通じて電気的導通が行われる。多層プリント配線板
を製造するにあたっては,図8に示すごとく,絶縁基板
97として熱硬化性樹脂を準備し,そこにビア94を穿
設する。次いで,ビア94の中に導体95を充填する。
次いで,アディティブ法またはサブトラクティブ法にて
導体パターン93を形成する。以上により,積層用の複
数の基板91,92を得る。次いで,プリプレグからな
る接着シート96を準備し,基板間のビア接合部分に対
応する部分に穴960を穿設する。次いで,この接着シ
ート96を介して基板91,92を積層し,圧着する。
これにより,一体化された多層プリント配線板を得る。
2. Description of the Related Art A multilayer printed wiring board is formed by laminating a plurality of insulating substrates each having a conductor layer formed thereon. Each conductor layer is electrically connected through the via. When manufacturing a multilayer printed wiring board, as shown in FIG. 8, a thermosetting resin is prepared as an insulating substrate 97, and a via 94 is formed therein. Then, the conductor 95 is filled in the via 94.
Next, the conductor pattern 93 is formed by the additive method or the subtractive method. By the above, a plurality of substrates 91, 92 for stacking are obtained. Next, an adhesive sheet 96 made of prepreg is prepared, and a hole 960 is formed in a portion corresponding to a via joint portion between the substrates. Next, the substrates 91 and 92 are laminated via the adhesive sheet 96 and pressure-bonded.
As a result, an integrated multilayer printed wiring board is obtained.

【0003】[0003]

【解決しようとする課題】しかしながら,上記従来の多
層プリント配線板の製造方法においては,積層圧着時に
は,絶縁基板97を構成する熱硬化性樹脂は既に熱硬化
している。このため,絶縁基板同士を接着するには,そ
の間に接着シート96を介在させる必要があり,手間で
ある。また,絶縁基板97は既に硬化して硬いため,積
層したときに向かい合う基板表面の形状に追従し難い。
また,ビア94内の導体95も,同様に硬い。このた
め,図9に示すごとく,圧着後の基板91,92の接合
面90の凹凸状態は,圧着前とかわらない。ゆえに,基
板の接合面90で接着力に不均衡が生じ,接着不良箇所
が生じることがある。特に,ビア94内の導体95の先
端部は,接着シート96の穴960内に突出することが
できず,空隙99が残り,ビア94間の導通不良が発生
するおそれがある。
However, in the above-described conventional method for manufacturing a multilayer printed wiring board, the thermosetting resin forming the insulating substrate 97 is already thermoset at the time of stacking and pressure bonding. Therefore, in order to bond the insulating substrates to each other, it is necessary to interpose the adhesive sheet 96 therebetween, which is troublesome. Further, since the insulating substrate 97 is already hardened and hard, it is difficult to follow the shape of the opposing substrate surfaces when laminated.
The conductor 95 in the via 94 is also hard. Therefore, as shown in FIG. 9, the concavo-convex state of the joint surface 90 of the substrates 91 and 92 after crimping is the same as that before crimping. Therefore, an imbalance in the adhesive force may occur at the bonding surface 90 of the substrate, and a defective adhesion portion may occur. In particular, the tip portion of the conductor 95 in the via 94 cannot project into the hole 960 of the adhesive sheet 96, and the void 99 remains, which may cause a conduction failure between the vias 94.

【0004】本発明はかかる従来の問題点に鑑み,積層
圧着を容易に行うことができ,かつ基板上下間の接続を
確実に行うことができる多層プリント配線板を提供しよ
うとするものである。
In view of the above-mentioned conventional problems, the present invention is to provide a multilayer printed wiring board which can be easily laminated and crimped and can be surely connected between the upper and lower sides of the substrate.

【0005】[0005]

【課題の解決手段】本発明は,第一絶縁基板及び第一ビ
アを有する第一基板と,第二絶縁基板,及び上記第一ビ
アと接続している第二導体層または/及び第二ビアを有
する第二基板とを積層圧着してなり,上記第一絶縁基板
及び上記第二絶縁基板は,熱可塑性樹脂からなることを
特徴とする多層プリント配線板である(請求項1)。
The present invention is directed to a first substrate having a first insulating substrate and a first via, a second insulating substrate, and a second conductor layer or / and a second via connected to the first via. A multilayer printed wiring board characterized in that the first insulating substrate and the second insulating substrate are made of a thermoplastic resin by laminating and pressure-bonding a second substrate having the above.

【0006】本発明の多層プリント配線板において,第
一,第二絶縁基板は熱可塑性樹脂からなるため,加熱時
に可撓性を示す。このため,第一,第二絶縁基板は,積
層圧着の際に加えられる圧力方向に縮む。一方,第一ビ
アは硬質の導体により形成されているため,積層圧着の
際の加圧力によっても縮まない。それゆえ,積層圧着時
に第一ビアは,第一,第二絶縁基板よりも若干突出し
て,第二ビアまたは第二導体層と確実に接続して,上下
間の導通が確実になる。また,第一,第二絶縁基板は,
相対面する他方の基板表面の凹凸に追従して積層圧着さ
れるため,両者間には隙間が生じにくい。このため,圧
着強度が高まり,基板間にクラックが発生しにくく,ま
た湿気浸入を抑制できる。熱可塑性樹脂からなる第一,
第二絶縁基板は,積層圧着時の熱により軟化し,上下に
配置される導体との接合が確実に行われ,かつ基板と接
着剤無しに接着することができる。
In the multilayer printed wiring board of the present invention, the first and second insulating substrates are made of thermoplastic resin, and therefore exhibit flexibility when heated. For this reason, the first and second insulating substrates shrink in the direction of pressure applied during lamination pressure bonding. On the other hand, since the first via is made of a hard conductor, it does not shrink due to the pressure applied during lamination pressure bonding. Therefore, at the time of stacking and pressure bonding, the first via protrudes slightly from the first and second insulating substrates and is surely connected to the second via or the second conductor layer, so that the electrical continuity between the upper and lower sides is ensured. The first and second insulating substrates are
Since they are laminated and pressure-bonded by following the concavities and convexities on the surface of the other substrate facing each other, a gap is unlikely to occur between the two. Therefore, the pressure bonding strength is increased, cracks are less likely to occur between the substrates, and moisture intrusion can be suppressed. First made of thermoplastic resin,
The second insulating substrate is softened by heat during lamination pressure bonding, the conductors arranged above and below are reliably joined, and the second insulating substrate can be bonded to the substrate without an adhesive.

【0007】また,熱可塑性樹脂は,ビア,導体層等に
用いられる導電性材料よりも低温で軟化する。このた
め,熱可塑性樹脂からなる絶縁基板は,その軟化温度よ
りも高く導電性材料の溶融温度よりも低い温度で加熱す
ることにより,導電性材料は溶融させずに絶縁基板だけ
を軟化させることができる。このため,絶縁基板を導体
層,ビアなどの導電性材料と容易に分離できる。熱可塑
性樹脂は,それよりも若干高い温度で加熱することによ
り,分解することなく軟化する。このため,多層プリン
ト配線板の廃棄・リサイクル処理のときに,樹脂分解成
分が発生しにくく,大気汚染も抑制できる。
Further, the thermoplastic resin softens at a lower temperature than the conductive material used for the via, the conductor layer and the like. Therefore, by heating the insulating substrate made of thermoplastic resin at a temperature higher than the softening temperature and lower than the melting temperature of the conductive material, it is possible to soften only the insulating substrate without melting the conductive material. it can. Therefore, the insulating substrate can be easily separated from the conductive material such as the conductor layer and the via. The thermoplastic resin is softened without decomposition by heating at a temperature slightly higher than that. Therefore, when the multilayer printed wiring board is discarded or recycled, resin decomposition components are less likely to be generated and air pollution can be suppressed.

【0008】本発明によれば,積層圧着を容易に行うこ
とができ,かつ基板上下間の接続を確実に行うことがで
きる多層プリント配線板を提供することができる。
According to the present invention, it is possible to provide a multilayer printed wiring board which can be easily laminated and pressure-bonded and which can reliably connect the upper and lower sides of the substrate.

【0009】[0009]

【発明の実施の形態】本発明において,第一,第二絶縁
基板に用いられる熱可塑性樹脂は,硬化させることな
く,あくまでも熱可塑性を維持したまま用いることが好
ましい。絶縁基板に用いる樹脂が硬化してしまうと,リ
サイクルに支障が生じるからである。
BEST MODE FOR CARRYING OUT THE INVENTION In the present invention, it is preferable that the thermoplastic resin used for the first and second insulating substrates is not cured but is used while maintaining the thermoplasticity. This is because if the resin used for the insulating substrate hardens, recycling will be hindered.

【0010】上記熱可塑性樹脂の軟化温度は,200℃
以上であることが好ましい(請求項2)。多層プリント
配線板は,製造及び使用の際には多少加熱されることが
ある。この場合にも,200℃以上の軟化温度であれ
ば,絶縁基板が変形しない。一方,200℃未満の場合
には,製造及び使用の際に絶縁基板が変形するおそれが
ある。上記熱可塑性樹脂は,260℃1分間では無負荷
で変形しないことが望ましい。これにより,製造及び使
用の際の変形をより一層抑制できる。上記熱可塑性樹脂
としては,たとえば,PEEK(ポリエーテルエーテル
ケトン),PES(ポリエーテルサルフォン),PEI
(ポリエーテルイミド),PEK(ポリエーテルケト
ン),PPE(ポリフェニルエーテル)などがある。
The softening temperature of the thermoplastic resin is 200 ° C.
The above is preferable (claim 2). Multilayer printed wiring boards may be slightly heated during manufacture and use. Also in this case, if the softening temperature is 200 ° C. or higher, the insulating substrate does not deform. On the other hand, if the temperature is lower than 200 ° C, the insulating substrate may be deformed during manufacture and use. It is desirable that the thermoplastic resin does not deform under no load at 260 ° C. for 1 minute. As a result, deformation during manufacturing and use can be further suppressed. Examples of the thermoplastic resin include PEEK (polyether ether ketone), PES (polyether sulfone), and PEI.
(Polyether imide), PEK (polyether ketone), PPE (polyphenyl ether) and the like.

【0011】本発明における第一ビアには,様々な形態
がある。上記熱可塑性樹脂の軟化温度は,200℃以上
であることが好ましい(請求項3)。金属片は中実体で
あることから,圧着時に相手方の第二ビアや第二導体層
との接着面積が広く,接続強度に優れているからであ
る。
There are various forms of the first via in the present invention. The softening temperature of the thermoplastic resin is preferably 200 ° C. or higher (claim 3). This is because the metal piece is a solid body, and thus has a large bonding area with the second via and the second conductor layer of the other party at the time of crimping and has excellent connection strength.

【0012】上記第一ビアには,金属片が埋め込まれて
いることが好ましい(請求項4)。この金属めっき柱
も,中実体であることから,圧着時に第二ビアや第二導
体層との接続強度に優れている。
A metal piece is preferably embedded in the first via (claim 4). Since this metal-plated column is also a solid body, it has excellent connection strength with the second via and the second conductor layer during crimping.

【0013】上記第一ビアの中には,金属めっき柱が析
出していることが好ましい(請求項5)。この場合に
も,相手の第二ビアや第二導体層と接続できる。この場
合,第一ビアの内部には,栓詰めをすることが好まし
い。ビア内に空洞が残ることを防止するためである。
It is preferable that a metal plated column is deposited in the first via (claim 5). Also in this case, it is possible to connect to the second via and the second conductor layer of the partner. In this case, it is preferable to plug the inside of the first via. This is to prevent the cavity from remaining in the via.

【0014】上記第一ビアの壁面には,金属めっき膜が
形成されていることが好ましい(請求項6)。この場合
にも,第二ビアや第二導体層と接続することができる。
導電性樹脂は,熱硬化性樹脂と金属フィラーとからなる
ことが好ましい。熱硬化性樹脂は加熱により硬くなるた
め,相手方の第二ビアや第二導体層との接続が確実にな
るからである。熱硬化性樹脂としては,例えばエポキシ
樹脂があり,金属フィラーとしては,例えば銅繊維があ
る。
A metal plating film is preferably formed on the wall surface of the first via (claim 6). Also in this case, the second via and the second conductor layer can be connected.
The conductive resin preferably comprises a thermosetting resin and a metal filler. This is because the thermosetting resin is hardened by heating, so that the connection with the second via and the second conductor layer of the other party becomes reliable. The thermosetting resin is, for example, epoxy resin, and the metal filler is, for example, copper fiber.

【0015】第二ビアも,上記第一ビアと同様に種々の
形態をとることができる。第一ビアと,第二ビアまたは
第二導体層との間は,半田,銀ペーストなどの導電性接
着材により接着されていることが好ましい。これによ
り,両者間の接続がより確実になる。第一ビアや第二ビ
アの導体自体が,半田,銀ペーストの場合には,それ自
身が接着材となるため,上記のような導電性接着材を別
途用いる必要はない。第一基板,第二基板は,多層プリ
ント配線板の中の各基板の相対的な名称である。1つの
多層プリント配線板の中に第一基板,第二基板が複数積
層されていることもある。
The second via can also take various forms like the first via. It is preferable that the first via and the second via or the second conductor layer are bonded by a conductive adhesive such as solder or silver paste. This makes the connection between the two more reliable. When the conductor of the first via or the second via itself is solder or silver paste, the conductor itself serves as an adhesive, so that it is not necessary to separately use the conductive adhesive as described above. The first board and the second board are relative names of the boards in the multilayer printed wiring board. A plurality of first substrates and second substrates may be laminated in one multilayer printed wiring board.

【0016】[0016]

【実施例】本発明の実施形態について実施例を用いて更
に詳細に説明する。 (実施例1)本例の多層プリント配線板は,図1に示す
ごとく,第一基板1の上側面および下側面に第二基板2
を積層圧着したものである。第一基板1は,第一絶縁基
板17,第一ビア14及び第一導体層13を有する。第
二基板2は,第二絶縁基板27と,その表面における第
一ビア14と同位置に設けられた第二導体層23及び第
二ビア24を有する。第一絶縁基板17及び第二絶縁基
板27は,いずれも熱可塑性樹脂としてのPEEKから
なる。第一ビア14及び第二ビア24には,金属片51
を埋め込まれている。
EXAMPLES The embodiments of the present invention will be described in more detail with reference to examples. (Embodiment 1) As shown in FIG. 1, a multilayer printed wiring board of this embodiment has a second substrate 2 on the upper and lower side surfaces of a first substrate 1.
Are laminated and pressure-bonded. The first substrate 1 has a first insulating substrate 17, a first via 14, and a first conductor layer 13. The second substrate 2 has a second insulating substrate 27, and a second conductor layer 23 and a second via 24 provided at the same position as the first via 14 on the surface thereof. Both the first insulating substrate 17 and the second insulating substrate 27 are made of PEEK as a thermoplastic resin. The first via 14 and the second via 24 have a metal piece 51.
Is embedded.

【0017】次に,本例の多層プリント配線板を製造す
るにあたっては,図2に示すごとく,第一絶縁基板17
に第一ビア14を穿設する。一方,第一絶縁基板17の
厚みとほぼ同じ厚みの金属箔50を準備し,その上下両
面を薄い半田膜60により被覆する。金属箔50として
は銅を用いる。次いで,第一絶縁基板17の上に,上記
半田膜60を被覆した金属箔50を載置し,これらを打
抜きダイ8の上に載せる。打抜きダイ8の上には,打抜
き用のパンチ81が備えてあり,その真下にはパンチ8
1を挿通し得るガイド穴80が開口している。次いで,
図3に示すごとく,パンチ81にて金属箔50を打抜き
その打抜いた金属片51を第一ビア14の中に埋め込
む。打抜いた金属片51の上下端部には,半田膜60を
打抜いた半田層6が形成される。その後,内層用の導体
層13を形成し,パターン形成する。以上により第一基
板1を得る。
Next, in manufacturing the multilayer printed wiring board of this embodiment, as shown in FIG.
A first via 14 is drilled in. On the other hand, a metal foil 50 having substantially the same thickness as that of the first insulating substrate 17 is prepared, and both upper and lower surfaces thereof are covered with a thin solder film 60. Copper is used as the metal foil 50. Next, the metal foil 50 coated with the solder film 60 is placed on the first insulating substrate 17, and these are placed on the punching die 8. A punch 81 for punching is provided on the punching die 8, and the punch 8 is provided directly below the punch 81.
A guide hole 80 through which 1 can be inserted is opened. Then,
As shown in FIG. 3, the metal foil 50 is punched by the punch 81, and the punched metal piece 51 is embedded in the first via 14. The solder layer 6 in which the solder film 60 is punched is formed on the upper and lower ends of the punched metal piece 51. Then, the conductor layer 13 for the inner layer is formed and patterned. The first substrate 1 is obtained as described above.

【0018】次いで,上記と同様の手法により第二基板
2を作製する。ただし,最表面に位置する導体層にはこ
の時点ではパターン形成はしないでおく。次いで,図4
に示すごとく,第一基板1の上下両面側に上記第二基板
2を積層し,これらを加圧力1.96Pa,加熱温度2
50℃にて20分間圧着する。このとき,金属箔51の
端部を被覆している半田層6が溶融し,相手方のビアや
導体層と接合する。また,第一絶縁基板17及び第二絶
縁基板27は熱可塑性樹脂であるため,圧着時に相手方
の絶縁基板の表面形状に追従し間隙を残すことなく接着
する。以上により,図1に示す多層プリント配線板が得
られる。
Next, the second substrate 2 is manufactured by the same method as described above. However, no pattern is formed on the uppermost conductor layer at this point. Then, FIG.
As shown in FIG. 2, the second substrate 2 is laminated on both upper and lower sides of the first substrate 1, and these are applied with a pressure of 1.96 Pa and a heating temperature of 2.
Crimping at 50 ° C for 20 minutes. At this time, the solder layer 6 covering the end of the metal foil 51 is melted and bonded to the other via or conductor layer. Moreover, since the first insulating substrate 17 and the second insulating substrate 27 are made of thermoplastic resin, they adhere to each other without leaving a gap by following the surface shape of the other insulating substrate at the time of pressure bonding. As described above, the multilayer printed wiring board shown in FIG. 1 is obtained.

【0019】本例の多層プリント配線板において,第
一,第二絶縁基板17,27は熱可塑性樹脂からなるた
め,加熱時に可撓性を示す。このため,積層圧着時に第
一ビア14は,第一,第二絶縁基板17,27よりも若
干突出して,第二ビア24または第二導体層23と確実
に接続して,上下間の導通が確実になる。また,第一,
第二絶縁基板17,27は,相対面する他方の基板表面
の凹凸に追従して積層圧着されるため,両者間には隙間
が生じにくい。このため,圧着強度が高まり,基板間に
クラックが発生しにくく,また湿気浸入を抑制できる。
In the multilayer printed wiring board of this example, since the first and second insulating substrates 17 and 27 are made of thermoplastic resin, they show flexibility when heated. For this reason, the first via 14 slightly protrudes from the first and second insulating substrates 17 and 27 at the time of stacking and pressure bonding, and is reliably connected to the second via 24 or the second conductor layer 23 so that the vertical conduction is maintained. Be certain. Also, first,
Since the second insulating substrates 17 and 27 are laminated and pressure-bonded following the unevenness of the surface of the other substrate facing each other, a gap is unlikely to occur between them. Therefore, the pressure bonding strength is increased, cracks are less likely to occur between the substrates, and moisture intrusion can be suppressed.

【0020】また,熱可塑性樹脂は,導体層に用いられ
る金属材料よりも低温で軟化する。このため,熱可塑性
樹脂からなる第一,第二絶縁基板17,27は,その軟
化温度よりも高く導体層の溶融温度よりも低い温度で加
熱することにより,導体層は溶融させずに絶縁基板だけ
を軟化させることができる。このため,絶縁基板を導体
層と容易に分離できる。熱可塑性樹脂は,それよりも若
干高い温度で加熱することにより,分解することなく軟
化する。このため,多層プリント配線板の廃棄・リサイ
クル処理のときに,樹脂分解成分が発生しにくく,大気
汚染も抑制できる。
Further, the thermoplastic resin softens at a lower temperature than the metal material used for the conductor layer. Therefore, by heating the first and second insulating substrates 17 and 27 made of a thermoplastic resin at a temperature higher than their softening temperature and lower than the melting temperature of the conductor layer, the insulating layer is not melted. Only can be softened. Therefore, the insulating substrate can be easily separated from the conductor layer. The thermoplastic resin is softened without decomposition by heating at a temperature slightly higher than that. Therefore, when the multilayer printed wiring board is discarded or recycled, resin decomposition components are less likely to be generated and air pollution can be suppressed.

【0021】(実施例2)本例の多層プリント配線板
は,図5に示すごとく,第一基板1の下に第二基板2を
積層圧着している。第一,第二ビア14,24には,導
電性樹脂52が充填されている。導電性樹脂52は,熱
硬化性樹脂であるエポキシ樹脂材料と,金属フィラーと
しての銅繊維とからなる。第一ビア14及び第二ビア2
4の接合面側端部は,半田層6により被覆されている。
その他は,実施例1と同様である。
(Embodiment 2) In the multilayer printed wiring board of this embodiment, as shown in FIG. 5, the second substrate 2 is laminated and pressure-bonded under the first substrate 1. A conductive resin 52 is filled in the first and second vias 14 and 24. The conductive resin 52 is composed of an epoxy resin material which is a thermosetting resin and copper fibers as a metal filler. First via 14 and second via 2
The joint surface side end of 4 is covered with a solder layer 6.
Others are the same as in the first embodiment.

【0022】本例においては,第一,第二ビア14,2
4の中に熱硬化性樹脂を含む導電性樹脂52が充填され
ている。熱硬化性樹脂は,積層圧着時の熱により硬化す
る。第一,第二ビア14,24の接合面側端部は半田層
6により被覆されているため,積層圧着時の熱により半
田層6が溶融して両ビアは接着する。第一,第二絶縁基
板17,27は熱可塑性樹脂からなるため,実施例1と
同様に,相手の基板との間に隙間を残さずに接着剤無し
で接着し,リサイクルも可能である。
In this example, the first and second vias 14 and 2 are
4 is filled with a conductive resin 52 containing a thermosetting resin. The thermosetting resin is hardened by the heat applied during lamination pressure bonding. Since the end portions of the first and second vias 14 and 24 on the joint surface side are covered with the solder layer 6, the solder layer 6 is melted by the heat at the time of stacking and pressure bonding and both vias are bonded. Since the first and second insulating substrates 17 and 27 are made of a thermoplastic resin, they can be bonded to each other without an adhesive and can be recycled as in the case of the first embodiment without leaving a gap between them.

【0023】(実施例3)本例においては,図6に示す
ごとく,第一,第二ビア14,24の中に金属めっき柱
53が析出している。第一,第二ビア14,24の一方
の端部をあらかじめ第一,第二導体層13,23により
被覆しておき,この状態で電気銅めっき処理を行う。す
ると,ビアを覆う導体層の表面から金属めっきが析出し
てきてやがてビア開口端部まで到達する。これにより金
属めっき柱53が形成される。次いで,この金属めっき
柱53の頭部に,半田めっきにより半田層6を被覆す
る。以上により,第一,第二ビア14,24を形成す
る。その他は,実施例2と同様である。本例において
も,実施例2と同様に第一,第二ビア14,24は確実
に接続し,また第一,第二基板1,2の接着強度も高
い。
(Embodiment 3) In this embodiment, as shown in FIG. 6, metal plating columns 53 are deposited in the first and second vias 14 and 24. One end of each of the first and second vias 14 and 24 is previously covered with the first and second conductor layers 13 and 23, and electrolytic copper plating is performed in this state. Then, metal plating is deposited from the surface of the conductor layer covering the via, and eventually reaches the via opening end. As a result, the metal plating pillar 53 is formed. Then, the head of the metal-plated pillar 53 is coated with the solder layer 6 by solder plating. As described above, the first and second vias 14 and 24 are formed. Others are the same as those in the second embodiment. Also in this example, the first and second vias 14 and 24 are surely connected as in the second embodiment, and the adhesive strength between the first and second substrates 1 and 2 is also high.

【0024】(実施例4)本例においては,図7に示す
ごとく,第一,第二ビア14,24に金属めっき膜54
が形成されている。金属めっき膜54は無電解,電解法
にて銅の析出により形成される。第一,第二ビア14,
24の中は,熱硬化性樹脂55により栓詰めされてい
る。第一,第二ビア14,24周縁部の第一,第二導体
層13,23は半田層6により被覆されている。積層圧
着時には,この半田層6により導体層間の電気的接続が
なされる。その他は,実施例2と同様である。本例にお
いても実施例2と同様の効果を得ることができる。
(Embodiment 4) In this embodiment, as shown in FIG. 7, the metal plating film 54 is formed on the first and second vias 14 and 24.
Are formed. The metal plating film 54 is formed by depositing copper by an electroless or electrolytic method. First and second via 14,
The inside of 24 is plugged with a thermosetting resin 55. The first and second conductor layers 13 and 23 at the peripheral portions of the first and second vias 14 and 24 are covered with the solder layer 6. During lamination pressure bonding, the solder layers 6 electrically connect the conductor layers. Others are the same as those in the second embodiment. Also in this example, the same effect as in Example 2 can be obtained.

【図面の簡単な説明】[Brief description of drawings]

【図1】実施例1の多層プリント配線板の断面図。FIG. 1 is a cross-sectional view of a multilayer printed wiring board according to a first embodiment.

【図2】実施例1における,第一ビア内に金属片を埋め
込む方法を示す説明図。
FIG. 2 is an explanatory diagram showing a method of embedding a metal piece in a first via according to the first embodiment.

【図3】図2に続く,金属片の埋めこみ方法を示す説明
図。
FIG. 3 is an explanatory view showing a method of embedding a metal piece, following FIG. 2;

【図4】実施例1における,第一,第二基板の積層方法
を示す説明図。
FIG. 4 is an explanatory diagram showing a stacking method of the first and second substrates in the first embodiment.

【図5】実施例2の多層プリント配線板の断面図。FIG. 5 is a cross-sectional view of the multilayer printed wiring board of Example 2.

【図6】実施例3の多層プリント配線板の断面図。FIG. 6 is a sectional view of a multilayer printed wiring board according to a third embodiment.

【図7】実施例4の多層プリント配線板の断面図。FIG. 7 is a sectional view of a multilayer printed wiring board according to a fourth embodiment.

【図8】従来例における,多層プリント配線板の積層方
法を示す説明図。
FIG. 8 is an explanatory view showing a method for laminating a multilayer printed wiring board in a conventional example.

【図9】従来例における問題点を示す説明図。FIG. 9 is an explanatory diagram showing a problem in the conventional example.

【符号の説明】[Explanation of symbols]

1...第一基板, 2...第二基板, 6...半田層, 8...打抜きダイ, 13...第一導体層, 14...第一ビア, 17...第一絶縁基板, 23...第二導体層, 24...第二ビア, 27...第二絶縁基板, 50...金属箔, 60...半田膜, 80...ガイド穴, 81...パンチ, 1. . . First substrate, 2. . . Second substrate, 6. . . Solder layer, 8. . . Punching die, 13. . . First conductor layer, 14. . . First via, 17. . . First insulating substrate, 23. . . Second conductor layer, 24. . . Second via, 27. . . Second insulating substrate, 50. . . Metal foil, 60. . . Solder film, 80. . . Guide hole, 81. . . punch,

Claims (6)

【特許請求の範囲】[Claims] 【請求項1】 第一絶縁基板及び第一ビアを有する第一
基板と,第二絶縁基板,及び上記第一ビアと接続してい
る第二導体層または/及び第二ビアを有する第二基板と
を積層圧着してなり,上記第一絶縁基板及び上記第二絶
縁基板は,熱可塑性樹脂からなることを特徴とする多層
プリント配線板。
1. A first substrate having a first insulating substrate and a first via, a second insulating substrate, and a second substrate having a second conductor layer or / and a second via connected to the first via. A multilayer printed wiring board, characterized in that the first insulating substrate and the second insulating substrate are made of a thermoplastic resin.
【請求項2】 請求項1において,上記熱可塑性樹脂の
軟化温度は,200℃以上であることを特徴とする多層
プリント配線板。
2. The multilayer printed wiring board according to claim 1, wherein the softening temperature of the thermoplastic resin is 200 ° C. or higher.
【請求項3】 請求項1または2において,上記第一ビ
アには,金属片が埋め込まれていることを特徴とする多
層プリント配線板。
3. The multilayer printed wiring board according to claim 1, wherein a metal piece is embedded in the first via.
【請求項4】 請求項1または2において,上記第一ビ
アの中には,金属めっき柱が析出していることを特徴と
する多層プリント配線板。
4. The multilayer printed wiring board according to claim 1, wherein metal plating columns are deposited in the first via.
【請求項5】 請求項1または2おいて,上記第一ビア
の壁面には,金属めっき膜が形成されていることを特徴
とする多層プリント配線板。
5. The multilayer printed wiring board according to claim 1, wherein a metal plating film is formed on a wall surface of the first via.
【請求項6】 請求項1または2において,上記第一ビ
アには,導電性樹脂が充填されていることを特徴とする
多層プリント配線板。
6. The multilayer printed wiring board according to claim 1, wherein the first via is filled with a conductive resin.
JP2002128724A 2002-04-30 2002-04-30 Multilayer printed wiring board Pending JP2003324283A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002128724A JP2003324283A (en) 2002-04-30 2002-04-30 Multilayer printed wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002128724A JP2003324283A (en) 2002-04-30 2002-04-30 Multilayer printed wiring board

Publications (1)

Publication Number Publication Date
JP2003324283A true JP2003324283A (en) 2003-11-14

Family

ID=29542382

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002128724A Pending JP2003324283A (en) 2002-04-30 2002-04-30 Multilayer printed wiring board

Country Status (1)

Country Link
JP (1) JP2003324283A (en)

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04271193A (en) * 1991-02-27 1992-09-28 Toshiba Corp Manufacture of multilayer printed wiring board
JPH0779076A (en) * 1993-09-08 1995-03-20 Fujitsu Ltd Resin film multilayer circuit board and manufacture thereof
JPH10190232A (en) * 1996-12-27 1998-07-21 Shinko Electric Ind Co Ltd Multilayer interconnection board and its manufacture
JP2000101248A (en) * 1998-09-24 2000-04-07 Ibiden Co Ltd Multiple multilayer printed wiring board
JP2000196235A (en) * 1998-10-23 2000-07-14 Suzuki Co Ltd Manufacture of resin sheet having filled via
JP2000200976A (en) * 1999-01-05 2000-07-18 Mitsubishi Plastics Ind Ltd Multilayer printed wiring substrate and its manufacture

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH04271193A (en) * 1991-02-27 1992-09-28 Toshiba Corp Manufacture of multilayer printed wiring board
JPH0779076A (en) * 1993-09-08 1995-03-20 Fujitsu Ltd Resin film multilayer circuit board and manufacture thereof
JPH10190232A (en) * 1996-12-27 1998-07-21 Shinko Electric Ind Co Ltd Multilayer interconnection board and its manufacture
JP2000101248A (en) * 1998-09-24 2000-04-07 Ibiden Co Ltd Multiple multilayer printed wiring board
JP2000196235A (en) * 1998-10-23 2000-07-14 Suzuki Co Ltd Manufacture of resin sheet having filled via
JP2000200976A (en) * 1999-01-05 2000-07-18 Mitsubishi Plastics Ind Ltd Multilayer printed wiring substrate and its manufacture

Similar Documents

Publication Publication Date Title
US20090151990A1 (en) Multilayer wiring board and method of making the same
US20120175162A1 (en) Printed circuit board
WO2010103695A1 (en) Method for manufacturing module with built-in component and module with built-in component
JP4691763B2 (en) Method for manufacturing printed wiring board
JP2007150313A (en) Core substrate using paste bumps, multilayer printed circuit board and method of manufacturing core substrate
KR100734234B1 (en) Multilayer printed circuit board and fabricating method thereof
JPH10190232A (en) Multilayer interconnection board and its manufacture
JP2005317953A (en) Multilayer interconnection board and manufacturing method of the multilayer interconnection board
JP3037885B2 (en) Substrate for PGA type electronic components
JP2014068047A (en) Method for manufacturing multilayer printed wiring board
JP4899409B2 (en) Multilayer printed wiring board and manufacturing method thereof
JP4684454B2 (en) Printed wiring board manufacturing method and printed wiring board
KR100734244B1 (en) Multilayer printed circuit board and fabricating method thereof
JPH1070363A (en) Method for manufacturing printed wiring board
JP2003324283A (en) Multilayer printed wiring board
JP2001015921A (en) Printed wiring board and its manufacture
JP2006049536A (en) Multilayer circuit board
JP3816038B2 (en) Multilayer flexible wiring board and manufacturing method thereof
JP2010205809A (en) Multilayer printed wiring board and method of manufacturing the same
JP2000208946A (en) Multilayer wiring board and manufacture thereof
JP4892924B2 (en) Multilayer printed wiring board and manufacturing method thereof
JPH11289165A (en) Multilayer wiring board and method for manufacturing the same
JP2000133943A (en) Manufacture of multilayered board
TWI407874B (en) Muti-layer printed circuit board and method for manufacturing the same
JP2004335921A (en) Multilayer wiring board, substrate for multilayer wiring board, and method for manufacturing these

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050307

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20071218

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080213

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20080311