JP2003243356A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003243356A5 JP2003243356A5 JP2002264135A JP2002264135A JP2003243356A5 JP 2003243356 A5 JP2003243356 A5 JP 2003243356A5 JP 2002264135 A JP2002264135 A JP 2002264135A JP 2002264135 A JP2002264135 A JP 2002264135A JP 2003243356 A5 JP2003243356 A5 JP 2003243356A5
- Authority
- JP
- Japan
- Prior art keywords
- etching
- semiconductor substrate
- manufacturing
- semiconductor
- semiconductor device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Description
【0011】
【課題を解決するための手段】
請求項1に記載の半導体装置の製造方法は、半導体基板の一方の表面に半導体素子が形成された半導体装置の製造方法において、半導体基板における半導体素子が形成された面とは反対側の面から研削加工して、半導体基板を所定の厚さにする研削加工工程と、この研削加工工程を実行した後に、半導体基板の反対側の面に対し半導体基板の外周部を残して所定深さまでエッチングして薄くするエッチング工程と、このエッチング工程を実行した後に、半導体基板の反対側の面に電極を形成する電極形成工程とを備えたことを特徴としている。 [0011]
[Means for Solving the Problems]
The method of manufacturing a semiconductor device according to claim 1 is a method of manufacturing a semiconductor device in which a semiconductor element is formed on one surface of a semiconductor substrate, from the side of the semiconductor substrate opposite to the side on which the semiconductor element is formed. After the grinding process for grinding the semiconductor substrate to a predetermined thickness and the grinding process, etching is performed to a predetermined depth leaving the outer peripheral portion of the semiconductor substrate on the opposite surface of the semiconductor substrate. And an electrode forming step of forming an electrode on the opposite surface of the semiconductor substrate after the etching step is performed .
【0014】
特に、請求項1に記載の発明では、エッチングによって半導体基板の内部を薄く形成しているので、研磨によって薄肉化した場合のようなダメージ層が発生することが防止できる。従って、請求項1に記載するように、エッチング工程後に、半導体基板のエッチング面に電極を形成する場合、基板と電極との接触抵抗を低減することができる。[0014]
In particular, according to the first aspect of the invention, since the inside of the semiconductor substrate is formed thin by etching, it is possible to prevent the occurrence of a damaged layer as in the case of thinning by polishing. Therefore, as described in claim 1 , when an electrode is formed on the etching surface of the semiconductor substrate after the etching step, the contact resistance between the substrate and the electrode can be reduced.
Claims (8)
Priority Applications (4)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2002264135A JP3620528B2 (en) | 2001-12-12 | 2002-09-10 | Manufacturing method of semiconductor device |
DE10256985A DE10256985B4 (en) | 2001-12-12 | 2002-12-05 | Method for producing a power semiconductor component |
US10/310,021 US7148125B2 (en) | 2001-12-12 | 2002-12-05 | Method for manufacturing semiconductor power device |
CNB021557314A CN1267970C (en) | 2001-12-12 | 2002-12-09 | Method for producing semiconductor power device |
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001378725 | 2001-12-12 | ||
JP2001-378725 | 2001-12-12 | ||
JP2002264135A JP3620528B2 (en) | 2001-12-12 | 2002-09-10 | Manufacturing method of semiconductor device |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2003243356A JP2003243356A (en) | 2003-08-29 |
JP3620528B2 JP3620528B2 (en) | 2005-02-16 |
JP2003243356A5 true JP2003243356A5 (en) | 2005-03-17 |
Family
ID=27790739
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2002264135A Expired - Fee Related JP3620528B2 (en) | 2001-12-12 | 2002-09-10 | Manufacturing method of semiconductor device |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP3620528B2 (en) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO2006023753A2 (en) * | 2004-08-20 | 2006-03-02 | Semitool, Inc. | System for thinning a semiconductor workpiece |
SG126885A1 (en) * | 2005-04-27 | 2006-11-29 | Disco Corp | Semiconductor wafer and processing method for same |
JP5390740B2 (en) * | 2005-04-27 | 2014-01-15 | 株式会社ディスコ | Wafer processing method |
JP5011740B2 (en) * | 2006-02-02 | 2012-08-29 | 富士電機株式会社 | Manufacturing method of semiconductor device |
JP4667263B2 (en) * | 2006-02-02 | 2011-04-06 | シャープ株式会社 | Silicon wafer manufacturing method |
JP2007243080A (en) * | 2006-03-13 | 2007-09-20 | Fuji Electric Holdings Co Ltd | Semiconductor device and its manufacturing method |
JP5168920B2 (en) * | 2007-01-31 | 2013-03-27 | 富士電機株式会社 | Semiconductor device manufacturing method and marking device |
JP2009096698A (en) * | 2007-10-19 | 2009-05-07 | Toshiba Corp | Wafer and its manufacturing method |
JP5428216B2 (en) * | 2008-06-20 | 2014-02-26 | 富士電機株式会社 | Silicon wafer, semiconductor device, method for manufacturing silicon wafer, and method for manufacturing semiconductor device |
JP5668270B2 (en) | 2008-12-11 | 2015-02-12 | 富士電機株式会社 | Manufacturing method of semiconductor device |
JP2010205761A (en) * | 2009-02-27 | 2010-09-16 | Sanyo Electric Co Ltd | Semiconductor device and method for manufacturing the same |
JP5431777B2 (en) | 2009-04-20 | 2014-03-05 | ルネサスエレクトロニクス株式会社 | Manufacturing method of semiconductor device |
JP5556431B2 (en) | 2010-06-24 | 2014-07-23 | 富士電機株式会社 | Manufacturing method of semiconductor device |
JP2015060852A (en) * | 2013-09-17 | 2015-03-30 | 株式会社東芝 | Method and apparatus for manufacturing semiconductor device |
US11342189B2 (en) | 2015-09-17 | 2022-05-24 | Semiconductor Components Industries, Llc | Semiconductor packages with die including cavities and related methods |
US9893058B2 (en) | 2015-09-17 | 2018-02-13 | Semiconductor Components Industries, Llc | Method of manufacturing a semiconductor device having reduced on-state resistance and structure |
-
2002
- 2002-09-10 JP JP2002264135A patent/JP3620528B2/en not_active Expired - Fee Related
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2003243356A5 (en) | ||
JP5319764B2 (en) | Incremental trimming | |
KR101185426B1 (en) | A mixed trimming method | |
JP2009111375A5 (en) | ||
TWI430362B (en) | Method for routing a chamfered substrate | |
US8158487B2 (en) | Annealing process for annealing a structure | |
JP2007526652A5 (en) | ||
EP1263062A3 (en) | Organic semiconductor device and process of manufacturing the same | |
EP1479741A3 (en) | Chemical mechanical polishing method for STI | |
WO2004030045A8 (en) | Semiconductor device processing | |
JP2006294976A5 (en) | ||
JP2005347302A5 (en) | ||
CN103241708A (en) | Preparation method of substrate with cavity | |
US7141179B2 (en) | Monitoring semiconductor wafer defects below one nanometer | |
JP2012515447A (en) | Inspection method for supporting substrate of semiconductor-on-insulator type substrate | |
JP2005340800A5 (en) | ||
JP2010192824A5 (en) | ||
US20070054471A1 (en) | Alignment mark and method of forming the same | |
US9136134B2 (en) | Methods of providing thin layers of crystalline semiconductor material, and related structures and devices | |
JP7371257B2 (en) | Methods for forming electrical contacts and methods for forming semiconductor devices | |
JP6486137B2 (en) | Manufacturing method of semiconductor device | |
US9324603B2 (en) | Semiconductor structures with shallow trench isolations | |
TWI514582B (en) | Semiconductor device and method of forming the same | |
KR100327326B1 (en) | Method for fabricating silicon-on-insulator wafer | |
JP2008166576A (en) | Semiconductor device manufacturing method |