JP2003215616A - Method for manufacturing electrode or wiring, and method for manufacturing active matrix type liquid crystal display device - Google Patents

Method for manufacturing electrode or wiring, and method for manufacturing active matrix type liquid crystal display device

Info

Publication number
JP2003215616A
JP2003215616A JP2002012162A JP2002012162A JP2003215616A JP 2003215616 A JP2003215616 A JP 2003215616A JP 2002012162 A JP2002012162 A JP 2002012162A JP 2002012162 A JP2002012162 A JP 2002012162A JP 2003215616 A JP2003215616 A JP 2003215616A
Authority
JP
Japan
Prior art keywords
wiring
electrode
pattern
manufacturing
anode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2002012162A
Other languages
Japanese (ja)
Inventor
Shin Morita
伸 森田
Hiroshi Maeda
宏 前田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2002012162A priority Critical patent/JP2003215616A/en
Publication of JP2003215616A publication Critical patent/JP2003215616A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Liquid Crystal (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a method for manufacturing an active matrix type liquid crystal display element at high yield by reducing or eliminating electric short circuits across metallic wiring caused by penetration of an electrolytic solution at the time of oxidizing an anode. <P>SOLUTION: When anode-oxidizing electrodes and wiring 1, 2 having an area difference between the electrode and the wiring formed of a metallic thin film pattern, anode-oxidation is carried out using the metallic electrode and wiring 1, 2 as anodes by energizing them from a supply power source part 6 without using an anode oxidizing cut pattern 3 coated with a photoresist 4 or, for example, connecting the electrode with the wiring via an anode oxidizing cut pattern 3 of a width two times or more wider than a conventional one. This facilitates subsequent removal of the rectangular pattern, and conductive metals are prevented from remaining as etched residues and short circuits across wiring can be reduced or eliminated. <P>COPYRIGHT: (C)2003,JPO

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、電極または配線の
製造方法およびアクティブマトリクス型液晶表示装置の
製造方法に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a method for manufacturing an electrode or a wiring and a method for manufacturing an active matrix type liquid crystal display device.

【0002】[0002]

【従来の技術】従来、薄膜トランジスタ(TFT)液晶
表示装置のアレーのゲート絶縁膜を形成する方法とし
て、陽極酸化がある。この方法は、一般的に金属薄膜材
料であるゲート電極及び配線をフォトリソグラフィ法等
でパターニングした後、電解液に浸し、電解液中に設置
した陰極と、ゲートパターンの一部分の間に電力を供給
することにより、ゲート電極及び配線上の一部に金属酸
化膜を化成する。このような特徴を備える陽極酸化の方
法は、一般的にパターンの一部から電力を供給するた
め、陽極酸化すべきパターンは全て電気的に接続されて
いなければならない。例えば、ゲートあるいはソース配
線を陽極酸化する場合、各配線間は同じレイヤパターン
でつながっていなければならないが、TFTアレイ完成
時には、各配線が分離独立していなければならないの
で、この各配線を切り離し独立させる工程が別に必要に
なる。
2. Description of the Related Art Conventionally, anodic oxidation has been used as a method for forming a gate insulating film of an array of a thin film transistor (TFT) liquid crystal display device. In this method, the gate electrode and wiring, which are generally metal thin film materials, are patterned by photolithography, etc., and then immersed in an electrolytic solution to supply electric power between the cathode installed in the electrolytic solution and a part of the gate pattern. By doing so, a metal oxide film is formed on the gate electrode and a part of the wiring. Since an anodizing method having such characteristics generally supplies electric power from a part of the pattern, all the patterns to be anodized must be electrically connected. For example, when the gate or source wiring is anodized, the wirings must be connected with the same layer pattern, but when the TFT array is completed, the wirings must be separated and independent. A separate process is required.

【0003】また、陽極酸化膜は、酸、アルカリに強く
化学的なエッチングによる除去が容易でないため、除去
すべき部分のパターンは、陽極酸化されないように、フ
ォトレジスト等で覆い、その金属表面が電解液に触れな
いようにして陽極酸化を行う必要がある。
Further, since the anodic oxide film is resistant to acids and alkalis and cannot be easily removed by chemical etching, the pattern of the portion to be removed is covered with photoresist or the like so that the metal surface is not anodized. It is necessary to perform anodic oxidation without touching the electrolyte.

【0004】[0004]

【発明が解決しようとする課題】しかしながら、陽極酸
化時には基板全体を電解液に浸すため、除去すべき部分
のパターンをフォトレジスト等で覆っていても、面積の
違う電極をつないでいる場合、大電流が流れてしまい、
ジュール熱が発生し、フォトレジスト等が浮いたり、あ
るいははがれる現象が起こり、パターンのエッジ部分か
ら電解液が浸み込み、除去すべき部分の一部が陽極酸化
されるという現象が起こる。このような場合、陽極酸化
後の後工程で、除去すべき部分のパターンを化学的なエ
ッチング等で除去しようとしても、上記の一部陽極酸化
された箇所がマスクとなってその下の金属膜がエッチン
グされずに残ってしまい、分離すべき配線間が電気的に
短絡されるため、歩留まりを低下させる要因の一つにな
っている。
However, since the entire substrate is immersed in the electrolytic solution at the time of anodic oxidation, even if the pattern of the portion to be removed is covered with photoresist or the like, if electrodes with different areas are connected, it is Current flows,
The Joule heat is generated, and the phenomenon that the photoresist or the like floats or is peeled off, the electrolyte solution permeates from the edge portion of the pattern, and a part of the portion to be removed is anodized. In such a case, even if an attempt is made to remove the pattern of the portion to be removed by chemical etching or the like in a subsequent step after the anodization, the above-mentioned partially anodized portion serves as a mask and the metal film below it is used. Remains without being etched, and the wirings to be separated are electrically short-circuited, which is one of the factors that lower the yield.

【0005】本発明は、前記従来の問題を解決するた
め、陽極酸化時の電解液の浸み込みに起因する金属配線
間の電気的短絡を減少するかまたはなくすことにより、
アクティブマトリックス型液晶表示素子を高い歩留まり
で製造できる方法を提供することを目的とする。
In order to solve the above-mentioned conventional problems, the present invention reduces or eliminates an electrical short circuit between metal wirings due to penetration of an electrolyte solution during anodization.
It is an object of the present invention to provide a method capable of manufacturing an active matrix type liquid crystal display device with a high yield.

【0006】[0006]

【課題を解決するための手段】前記目的を達成するた
め、本発明の第1番目の電極または配線の製造方法は、
金属薄膜パターンからなる電極または配線間に面積差が
ある電極または配線を陽極酸化する際、フォトレジスト
で覆われている陽極酸化カットパターンを配線間に使用
せず、前記金属電極または配線を陽極とする陽極酸化を
行うことを特徴とする。
In order to achieve the above object, the first method for manufacturing an electrode or wiring of the present invention is
When anodizing electrodes or wirings that have an area difference between electrodes or wirings composed of metal thin film patterns, the anodization cut pattern covered with photoresist is not used between the wirings, and the metal electrodes or wirings are used as anodes. It is characterized in that anodic oxidation is performed.

【0007】本発明の第2番目の電極または配線の製造
方法は、金属薄膜パターンからなる電極または配線間に
面積差がある電極または配線を陽極酸化する際、前記電
極及び配線間を、矩形の陽極酸化カットパターンを形成
して接続し、フォトレジストにより前記矩形パターンを
覆い、前記金属電極及び配線を陽極とする陽極酸化を行
うことを特徴とする。
In the second method for manufacturing an electrode or wiring of the present invention, when an electrode or a wiring having an area difference between the electrodes or wiring made of a metal thin film pattern is anodized, a rectangular shape is formed between the electrodes and the wiring. An anodization cut pattern is formed and connected, the rectangular pattern is covered with a photoresist, and anodization is performed using the metal electrode and the wiring as an anode.

【0008】前記第1〜2番目の方法においては、金属
が少なくともアルミニウムを主成分とする合金を含むこ
とが好ましい。
In the first to second methods, it is preferable that the metal contains at least an alloy containing aluminum as a main component.

【0009】次に本発明のアクティブマトリクス型液晶
表示装置の製造方法は、ゲート電極とその配線およびソ
ース電極とその配線から選ばれる少なくとも一方を前記
第1〜2番目の方法で形成したことを特徴とする。
Next, a method of manufacturing an active matrix type liquid crystal display device of the present invention is characterized in that at least one selected from a gate electrode and its wiring and a source electrode and its wiring is formed by the first and second methods. And

【0010】[0010]

【発明の実施の形態】本発明方法は、面積の違う金属電
極および配線を、前記電極および配線間にフォトレジス
トで覆われているパターン(陽極酸化カットパターン)
を配さず、前記金属電極および配線を陽極とする陽極酸
化を行う。また、面積の違う金属電極および配線の場
合、この電極及び配線間を幅の広い矩形パターン(陽極
酸化カットパターン)を形成して接続し、フォトレジス
トによりこの矩形パターンを覆い、前記金属電極及び配
線を陽極とする陽極酸化を行う。このように、金属配線
間を接続しないか、あるいは幅の広い矩形パターンで電
気的に接続し、このパターンをフォトレジストで覆った
後、陽極酸化することにより、その後の矩形パターンの
除去が容易になり、導電性を有する金属がエッチング残
りとなって配線間が短絡することをなくすることで、ア
クティブマトリクス型液晶表示素子を高い歩留まりにす
ることができる。
BEST MODE FOR CARRYING OUT THE INVENTION The method of the present invention is a pattern in which metal electrodes and wirings having different areas are covered with photoresist between the electrodes and wirings (anodized cut pattern).
Is not provided, and anodization is performed using the metal electrode and the wiring as an anode. Further, in the case of metal electrodes and wirings having different areas, a wide rectangular pattern (anodic oxidation cut pattern) is formed between the electrodes and wirings to connect them, and the rectangular pattern is covered with a photoresist. Is anodized. In this way, the metal wirings are not connected or are electrically connected by a wide rectangular pattern, and this pattern is covered with photoresist and then anodized, which facilitates subsequent removal of the rectangular pattern. By eliminating the conductive metal from being left as an etching residue and short-circuiting the wirings, the active matrix type liquid crystal display element can have a high yield.

【0011】本発明の一実施例を図1(a)〜(d)、
図2、 図3(a)〜(d)を参照して説明する。図1
は従来の金属配線の部分平面図、図2は本発明請求項1
の一実施例における金属配線の部分平面図であり、図3
は請求項2の一実施例における金属配線の各工程毎の部
分平面図である。
One embodiment of the present invention is shown in FIGS.
This will be described with reference to FIGS. 2 and 3A to 3D. Figure 1
Is a partial plan view of a conventional metal wiring, and FIG.
FIG. 3 is a partial plan view of the metal wiring in the example of FIG.
FIG. 6 is a partial plan view of each step of the metal wiring in one embodiment of claim 2;

【0012】以下、図1(a)〜(d)、図2、図3
(a)〜(d)に示す平面図を用いて、本実施例の構成
を実現する際の具体的なプロセスについて説明する。ま
ず、ガラス等の透明絶縁基板上にスパッタリング法等で
アルミニウムを主成分とする合金等の金属膜を堆積し、
フォトリソグラフィ法等によりパターンを形成すること
により電極および陽極酸化カットパターンを形成する。
1 (a) to 1 (d), FIG. 2 and FIG.
A specific process for realizing the configuration of the present embodiment will be described with reference to plan views shown in (a) to (d). First, a metal film such as an alloy containing aluminum as a main component is deposited on a transparent insulating substrate such as glass by a sputtering method or the like,
An electrode and an anodic oxidation cut pattern are formed by forming a pattern by a photolithography method or the like.

【0013】従来は、前記電極および陽極酸化カットパ
ターンは、電力を供給することで陽極酸化できるように
するため全てつながっており、各配線間は、後で除去さ
れる陽極酸化カットパターン3で接続されている(図1
(a))。次に、前記パターン3を覆うように、陽極酸
化時に化成液が前記パターン3を形成する金属に触れな
いようにフォトレジスト4をフォトリソグラフィ法等で
陽極酸化されないパターンに形成する(図1(b))。
次に、前記配線1、2の上部を供給電源部6から通電し
て陽極酸化し、陽極酸化膜5を形成し、絶縁膜とする
(図1(c))。次にフォトレジスト4を除去し、陽極
酸化カットパターン3も除去する(図1(d))。
Conventionally, the electrodes and the anodizing cut pattern are all connected so that they can be anodized by supplying electric power, and each wiring is connected by an anodizing cut pattern 3 to be removed later. (Fig. 1
(A)). Next, a photoresist 4 is formed in a pattern that is not anodized by photolithography or the like so as to cover the pattern 3 and prevent the chemical conversion liquid from touching the metal forming the pattern 3 during anodization (FIG. 1B. )).
Next, the upper portions of the wirings 1 and 2 are energized from the power supply unit 6 to be anodized to form an anodic oxide film 5 as an insulating film (FIG. 1C). Next, the photoresist 4 is removed, and the anodic oxidation cut pattern 3 is also removed (FIG. 1D).

【0014】しかしながら、前記電極の面積比が1:2
以上になっている時、前記配線1、2の間の除去される
パターン3においては、面積の小さい電極1の陽極酸化
が終わっても、電極2の陽極酸化が終わっていないため
に、陽極酸化カットパターン3に大電流が流れ、そのジ
ュール熱でフォトレジスト4が浮く、あるいは剥がれる
といった現象が起こり、そのパターンエッジから化成液
が浸み込み、陽極酸化カットパターン3に酸化膜が形成
され、電極1,2が短絡した状態になってしまう。
However, the area ratio of the electrodes is 1: 2.
In the above case, in the pattern 3 to be removed between the wirings 1 and 2, even if the anodic oxidation of the electrode 1 having a small area is completed, the anodic oxidation of the electrode 2 is not completed. A large current flows through the cut pattern 3, and the Joule heat causes the phenomenon that the photoresist 4 floats or peels off. The chemical conversion solution penetrates from the pattern edge, an oxide film is formed on the anodized cut pattern 3, and an electrode is formed. 1 and 2 are short-circuited.

【0015】そこで、図2の様に、電極1と電極2との
面積比が1:2以上の電極であるときは、その間に陽極
酸化カットパターン3(図1(a))を配置せずに陽極
酸化を行う。陽極酸化カットパターンが無いために電極
間の短絡は起こらない。
Therefore, as shown in FIG. 2, when the electrode 1 and the electrode 2 have an area ratio of 1: 2 or more, the anodic oxidation cut pattern 3 (FIG. 1A) is not arranged between them. Anodic oxidation is performed. Since there is no anodizing cut pattern, no short circuit occurs between the electrodes.

【0016】また、図1の様に電極1,2の面積比が
1:2以上の時、前記のように陽極酸化カットパターン
3に大電流が流れ、ジュール熱のためフォトレジスト4
が浮く、あるいは剥がれるという現象が起きるが、この
陽極酸化カットパターン3の幅を2倍以上にして抵抗を
小さくし、ジュール熱の発生をおさえる事でフォトレジ
スト4の浮き、剥がれをおさえる事ができ、配線間のパ
ターンエッジ全てに渡って酸化膜が形成されることはな
い(図3(a)〜(c))。
When the area ratio of the electrodes 1 and 2 is 1: 2 or more as shown in FIG. 1, a large current flows through the anodic oxidation cut pattern 3 as described above, and the photoresist 4 is caused by Joule heat.
The phenomenon that the photoresist 4 floats or peels off occurs, but by making the width of this anodic oxidation cut pattern 3 more than twice to reduce the resistance and suppress the generation of Joule heat, the photoresist 4 can be prevented from floating and peeling. , The oxide film is not formed over the entire pattern edge between the wirings (FIGS. 3A to 3C).

【0017】次に、フォトレジスト4を除去する。この
後、前記パターン3の金属を、弱酸を用いた化学的湿式
エッチング法、あるいはハロゲン化ガスを用いた化学的
乾式エッチング法等を用いて除去し、配線1、2間の短
絡を無くし、個々に独立した配線1、2を形成する(図
3(d))。
Next, the photoresist 4 is removed. After that, the metal of the pattern 3 is removed by a chemical wet etching method using a weak acid or a chemical dry etching method using a halogenated gas to eliminate a short circuit between the wirings 1 and 2, Independent wirings 1 and 2 are formed (FIG. 3D).

【0018】なお、上記実施例では、電極および配線の
材料としてアルミニウムの合金を用いたが、タンタル等
の陽極酸化が可能な金属であっても使用できる。
In the above embodiment, an aluminum alloy is used as the material for the electrodes and wiring, but a metal such as tantalum that can be anodized can also be used.

【0019】また、上記実施例では、半導体膜としてア
モルファスシリコンを用いたものを示したが、多結晶シ
リコン等シリコン系の半導体でもよい。
Further, in the above-mentioned embodiments, the one using amorphous silicon as the semiconductor film is shown, but a silicon-based semiconductor such as polycrystalline silicon may be used.

【0020】[0020]

【発明の効果】以上説明したとおり、本発明は、金属配
線間を矩形パターンで接続せず、導電性を有する金属が
エッチング残りとなって配線間が短絡することを低減ま
たはなくすことで、高い歩留まりでアクティブマトリク
ス型液晶表示素子を生産することができる。
As described above, according to the present invention, the metal wirings are not connected in a rectangular pattern, and the conductive metal is reduced or eliminated by short-circuiting between wirings due to etching residue. An active matrix type liquid crystal display device can be produced with a yield.

【0021】また、本発明の別の方法は、金属配線間を
従来より幅の広い矩形パターンで接続し、導電性を有す
る金属がエッチング残りとなって配線間が短絡すること
を低減またはなくすことで、高い歩留まりでアクティブ
マトリクス型液晶表示素子を生産することができる。
Another method of the present invention is to reduce or eliminate short-circuiting between wirings by connecting metal wirings with a rectangular pattern having a width wider than that of the conventional one, so that conductive metal remains as an etching residue. Therefore, an active matrix type liquid crystal display element can be produced with a high yield.

【図面の簡単な説明】[Brief description of drawings]

【図1】従来の金属電極および配線の製造方法の各工程
毎の平面図であり、(a)は金属電極および配線のパタ
ーニング工程図、(b)は除去するパターンをフォトレ
ジスト等で覆う工程図、(c)は金属電極および配線を
陽極とする陽極酸化工程図、(d)は化学的エッチング
等によりパターンを除去する工程図
FIG. 1 is a plan view of each step of a conventional method of manufacturing a metal electrode and wiring, (a) is a patterning step diagram of the metal electrode and wiring, and (b) is a step of covering a pattern to be removed with a photoresist or the like. Figure, (c) is an anodic oxidation process diagram with metal electrodes and wirings as anodes, (d) is a process diagram for removing the pattern by chemical etching or the like

【図2】本発明の一実施形態の金属電極および配線の製
造方法の平面図
FIG. 2 is a plan view of a method for manufacturing a metal electrode and wiring according to an embodiment of the present invention.

【図3】本発明の別の実施形態の金属電極および配線の
製造方法の各工程毎の平面図であり、(a)は金属電極
および配線のパターニング工程図、(b)は除去するパ
ターンをフォトレジスト等で覆う工程図、(c)は金属
電極および配線を陽極とする陽極酸化工程、(d)は化
学的エッチング等によりパターンを除去する工程図
FIG. 3 is a plan view of each step of a method of manufacturing a metal electrode and wiring according to another embodiment of the present invention, (a) is a patterning step diagram of the metal electrode and wiring, and (b) shows a pattern to be removed. Process drawing of covering with photoresist or the like, (c) process drawing of anodic oxidation using metal electrodes and wirings as anodes, (d) process drawing of pattern removal by chemical etching or the like

【符号の説明】[Explanation of symbols]

1 面積の小さい金属電極および配線 2 面積の大きい金属電極および配線 3 除去される陽極酸化カットパターン 4 フォトレジスト 5 陽極酸化膜 6 供給電源部 1 Small area metal electrode and wiring 2 Large area metal electrodes and wiring 3 Anodizing cut pattern to be removed 4 photoresist 5 Anodized film 6 power supply section

───────────────────────────────────────────────────── フロントページの続き Fターム(参考) 2H092 GA25 HA06 JA24 JA40 JA44 JB24 JB25 JB33 JB34 KA12 KB04 MA24 NA29    ─────────────────────────────────────────────────── ─── Continued front page    F-term (reference) 2H092 GA25 HA06 JA24 JA40 JA44                       JB24 JB25 JB33 JB34 KA12                       KB04 MA24 NA29

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 金属薄膜パターンからなる電極または配
線間に面積差がある電極または配線を陽極酸化する際、
フォトレジストで覆われている陽極酸化カットパターン
を配線間に使用せず、前記金属電極または配線を陽極と
する陽極酸化を行うことを特徴とする電極または配線の
製造方法。
1. When anodizing an electrode or wiring having an area difference between the electrodes or wiring made of a metal thin film pattern,
A method of manufacturing an electrode or wiring, which comprises performing anodic oxidation using the metal electrode or wiring as an anode without using an anodization cut pattern covered with a photoresist between the wirings.
【請求項2】 金属薄膜パターンからなる電極または配
線間に面積差がある電極または配線を陽極酸化する際、
前記電極及び配線間を、矩形の陽極酸化カットパターン
を形成して接続し、フォトレジストにより前記矩形パタ
ーンを覆い、前記金属電極及び配線を陽極とする陽極酸
化を行うことを特徴とする電極または配線の製造方法。
2. When anodizing an electrode or wiring having an area difference between the electrodes or wiring made of a metal thin film pattern,
An electrode or wiring characterized in that a rectangular anodic oxidation cut pattern is formed between the electrodes and the wiring, the rectangular pattern is covered with a photoresist, and the anodic oxidation is performed using the metal electrode and the wiring as an anode. Manufacturing method.
【請求項3】 金属が少なくともアルミニウムを主成分
とする合金を含む請求項1または2に記載の方法。
3. The method according to claim 1, wherein the metal includes an alloy containing at least aluminum as a main component.
【請求項4】 ゲート電極とその配線およびソース電極
とその配線から選ばれる少なくとも一方を請求項1〜3
のいずれかの方法で形成したことを特徴とするアクティ
ブマトリクス型液晶表示装置の製造方法。
4. At least one selected from a gate electrode and its wiring and a source electrode and its wiring.
A method for manufacturing an active matrix type liquid crystal display device, characterized by being formed by any one of the above methods.
JP2002012162A 2002-01-21 2002-01-21 Method for manufacturing electrode or wiring, and method for manufacturing active matrix type liquid crystal display device Withdrawn JP2003215616A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002012162A JP2003215616A (en) 2002-01-21 2002-01-21 Method for manufacturing electrode or wiring, and method for manufacturing active matrix type liquid crystal display device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002012162A JP2003215616A (en) 2002-01-21 2002-01-21 Method for manufacturing electrode or wiring, and method for manufacturing active matrix type liquid crystal display device

Publications (1)

Publication Number Publication Date
JP2003215616A true JP2003215616A (en) 2003-07-30

Family

ID=27649442

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002012162A Withdrawn JP2003215616A (en) 2002-01-21 2002-01-21 Method for manufacturing electrode or wiring, and method for manufacturing active matrix type liquid crystal display device

Country Status (1)

Country Link
JP (1) JP2003215616A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009182015A (en) * 2008-01-29 2009-08-13 Nippon Hoso Kyokai <Nhk> Manufacturing method of circuit board and electronic element, and circuit board

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2009182015A (en) * 2008-01-29 2009-08-13 Nippon Hoso Kyokai <Nhk> Manufacturing method of circuit board and electronic element, and circuit board

Similar Documents

Publication Publication Date Title
JP4187819B2 (en) Method for manufacturing thin film device
JPH055898A (en) Thin-film element forming panel
KR950008931B1 (en) Manufacturing method of display pannel
JPH1164887A (en) Thin film transistor type liquid crystal display device and its production
WO2008051860A2 (en) Anodization
US3314869A (en) Method of manufacturing multilayer microcircuitry including electropolishing to smooth film conductors
JP2002511182A (en) Construction of a field emitter using an electrochemically lifted-off open circuit.
JPH05142554A (en) Active matrix substrate
JP2003215616A (en) Method for manufacturing electrode or wiring, and method for manufacturing active matrix type liquid crystal display device
JP3094610B2 (en) Method for manufacturing thin film transistor
JP3200639B2 (en) Method for manufacturing thin film transistor panel
JP3114303B2 (en) Thin film transistor panel and method of manufacturing the same
JP3175225B2 (en) Method for manufacturing thin film transistor
JPS62213282A (en) Method for avoiding short circuit when amorphous silicon thin film solar battery is produced
JPH06326130A (en) Flattening method and flattened element
JP3599174B2 (en) Thin film transistor panel and method of manufacturing the same
JPH08122822A (en) Thin film transister substrate and its manufacture and anodic oxidation device
JPH07325321A (en) Production of liquid crystal display device
JPH05152327A (en) Manufacturing method of thin film transistor panel
JPH0951098A (en) Thin film transistor and manufacture thereof
JPH05203989A (en) Method for eliminating short circuit
JPH02130551A (en) Thin film pattern and production thereof as well as matrix circuit board formed by using this pattern and image display device
JPH06273782A (en) Production of liquid crystal display device
JPH05335720A (en) Wiring formation
JPH0443328A (en) Manufacture of liquid crystal display panel

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20050405