JP2003177911A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003177911A5 JP2003177911A5 JP2001379549A JP2001379549A JP2003177911A5 JP 2003177911 A5 JP2003177911 A5 JP 2003177911A5 JP 2001379549 A JP2001379549 A JP 2001379549A JP 2001379549 A JP2001379549 A JP 2001379549A JP 2003177911 A5 JP2003177911 A5 JP 2003177911A5
- Authority
- JP
- Japan
- Prior art keywords
- data
- size information
- carry
- lower side
- output
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 230000001629 suppression Effects 0.000 claims 4
- 230000002401 inhibitory effect Effects 0.000 claims 3
- 230000010365 information processing Effects 0.000 claims 2
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001379549A JP4015411B2 (ja) | 2001-12-13 | 2001-12-13 | 演算装置及びその演算装置を用いた情報処理装置 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001379549A JP4015411B2 (ja) | 2001-12-13 | 2001-12-13 | 演算装置及びその演算装置を用いた情報処理装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2003177911A JP2003177911A (ja) | 2003-06-27 |
| JP2003177911A5 true JP2003177911A5 (enExample) | 2005-07-28 |
| JP4015411B2 JP4015411B2 (ja) | 2007-11-28 |
Family
ID=19186873
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001379549A Expired - Fee Related JP4015411B2 (ja) | 2001-12-13 | 2001-12-13 | 演算装置及びその演算装置を用いた情報処理装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4015411B2 (enExample) |
Families Citing this family (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| AU2005327979A1 (en) | 2004-06-18 | 2006-08-31 | The Trustees Of The University Of Pennsylvania | Optical circuits and circuit elements and methods of forming same |
| JP2009187075A (ja) * | 2008-02-04 | 2009-08-20 | Japan Radio Co Ltd | デジタル回路 |
-
2001
- 2001-12-13 JP JP2001379549A patent/JP4015411B2/ja not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Bhattacharjee et al. | ReVAMP: ReRAM based VLIW architecture for in-memory computing | |
| CN113419705B (zh) | 存内乘加计算电路、芯片、计算装置 | |
| CA2253009C (en) | Method and apparatus for modular inversion for information security and recording medium with a program for implementing the method | |
| JP2005045746A (ja) | 論理演算回路および論理演算装置 | |
| JPH07168753A (ja) | モジュロ加算回路およびその動作方法 | |
| CN103226461A (zh) | 一种蒙哥马利模乘方法及其电路 | |
| JP3532860B2 (ja) | 剰余系表現を利用した演算装置及び方法及びプログラム | |
| Chen et al. | Bramac: Compute-in-bram architectures for multiply-accumulate on fpgas | |
| JP2006157252A5 (enExample) | ||
| JP2005352904A5 (enExample) | ||
| JP2003177911A5 (enExample) | ||
| CN111079934B (zh) | 应用于环域上误差学习加密算法的数论变换单元和方法 | |
| US20200293277A1 (en) | Partially and Fully Parallel Normaliser | |
| JP2005031471A5 (enExample) | ||
| JP4157141B2 (ja) | 桁上げリップル加算器 | |
| JP2019523503A (ja) | 区分線形近似のためのシステムおよび方法 | |
| KR20220086809A (ko) | Single Port RAM을 이용한 CNN의 누적 연산 회로 | |
| CN1696894B (zh) | 大数模乘计算乘法器 | |
| US7509479B2 (en) | Reconfigurable global cellular automaton with RAM blocks coupled to input and output feedback crossbar switches receiving clock counter value from sequence control unit | |
| JP4202701B2 (ja) | 多項式剰余系演算装置、方法及びプログラム | |
| JP3870937B2 (ja) | 演算処理装置、および演算処理方法 | |
| JP2009507413A (ja) | 全加算器モジュールおよび該全加算器モジュールを用いる乗算器デバイス | |
| JP3858910B2 (ja) | アドレス生成装置および演算装置 | |
| CN112862059A (zh) | 长短期记忆lstm网络计算设备以及计算设备 | |
| JP3839002B2 (ja) | 半導体演算装置 |