JP2003124115A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2003124115A5 JP2003124115A5 JP2001315705A JP2001315705A JP2003124115A5 JP 2003124115 A5 JP2003124115 A5 JP 2003124115A5 JP 2001315705 A JP2001315705 A JP 2001315705A JP 2001315705 A JP2001315705 A JP 2001315705A JP 2003124115 A5 JP2003124115 A5 JP 2003124115A5
- Authority
- JP
- Japan
- Prior art keywords
- manufacturing
- region
- substrate
- structural
- substrate according
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Claims (39)
上記第2の領域の上を通らないように上記構造基板の構造を形成するようにした
ことを特徴とする構造基板の製造方法。A nitride in which a plurality of second regions having a second average dislocation density higher than the first average dislocation density are regularly arranged in a first region made of a crystal having a first average dislocation density. A method of manufacturing a structural substrate using a system III-V compound semiconductor substrate,
A structure substrate manufacturing method, wherein the structure substrate structure is formed so as not to pass over the second region.
ことを特徴とする請求項1記載の構造基板の製造方法。The structure substrate manufacturing method according to claim 1, wherein the position and orientation of the structure of the structure substrate are determined so as not to pass over the second region.
ことを特徴とする請求項1記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 1, wherein the plurality of second regions are periodically arranged.
ことを特徴とする請求項1記載の構造基板の製造方法。The method of manufacturing a structural substrate according to claim 1, wherein the structure of the structural substrate and the plurality of second regions are periodically arranged.
ことを特徴とする請求項4記載の構造基板の製造方法。The structure period of the structure substrate is w 1 , where w 2 is the period of the plurality of second regions, w 2 = n × w 1 (where n is a natural number). 5. A method for producing a structural substrate according to 4.
ことを特徴とする請求項4記載の構造基板の製造方法。The structure substrate is characterized in that w 1 = n × w 2 (where n is a natural number) where w 1 is a structure period of the structure substrate and w 2 is a period of the plurality of second regions. 5. A method for producing a structural substrate according to 4.
ことを特徴とする請求項1記載の構造基板の製造方法。The structure substrate manufacturing method according to claim 1, wherein the structure of the structure substrate is an active region of an element.
ことを特徴とする請求項1記載の構造基板の製造方法。The structure substrate manufacturing method according to claim 1, wherein the structure of the structure substrate is a mask pattern used for lateral selective growth.
ことを特徴とする請求項3記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 3, wherein the plurality of second regions are periodically arranged in a hexagonal lattice pattern.
ことを特徴とする請求項3記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 3, wherein the plurality of second regions are periodically arranged in a rectangular lattice shape.
ことを特徴とする請求項3記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 3, wherein the plurality of second regions are periodically arranged in a square lattice pattern.
ことを特徴とする請求項1記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 1, wherein an interval between the two second regions adjacent to each other is 20 μm or more.
ことを特徴とする請求項1記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 1, wherein an interval between the two adjacent second regions is 50 μm or more.
ことを特徴とする請求項1記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 1, wherein an interval between two adjacent second regions is 100 μm or more.
ことを特徴とする請求項3記載の構造基板の製造方法。The method of manufacturing a structural substrate according to claim 3, wherein the period of the second region is 20 μm or more.
ことを特徴とする請求項3記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 3, wherein the period of the second region is 50 μm or more.
ことを特徴とする請求項3記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 3, wherein the period of the second region is 100 μm or more.
ことを特徴とする請求項1記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 1, wherein the second region penetrates the nitride III-V compound semiconductor substrate.
ことを特徴とする請求項1記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 1, wherein the second region has an indefinite polygonal columnar shape.
ことを特徴とする請求項1記載の構造基板の製造方法。A third region having a third average dislocation density higher than the first average dislocation density and lower than the second average dislocation density is provided between the first region and the second region. The method for manufacturing a structural substrate according to claim 1, wherein:
ことを特徴とする請求項20記載の構造基板の製造方法。The structure substrate manufacturing method according to claim 20, wherein the structure of the structure substrate is formed so as not to pass over the second region and the third region.
ことを特徴とする請求項1記載の構造基板の製造方法。The diameter of the said 2nd area | region is 10 micrometers or more and 100 micrometers or less. The manufacturing method of the structure board | substrate of Claim 1 characterized by the above-mentioned.
ことを特徴とする請求項1記載の構造基板の製造方法。The diameter of the said 2nd area | region is 20 micrometers or more and 50 micrometers or less. The manufacturing method of the structure board | substrate of Claim 1 characterized by the above-mentioned.
ことを特徴とする請求項20記載の構造基板の製造方法。21. The method of manufacturing a structural substrate according to claim 20, wherein the diameter of the third region is 20 μm or more and 200 μm or less larger than the diameter of the second region.
ことを特徴とする請求項20記載の構造基板の製造方法。The diameter of the said 3rd area | region is 40 micrometers or more and 160 micrometers or less larger than the diameter of the said 2nd area | region. The manufacturing method of the structure board | substrate of Claim 20 characterized by the above-mentioned.
ことを特徴とする請求項20記載の構造基板の製造方法。21. The method of manufacturing a structural substrate according to claim 20, wherein the diameter of the third region is 60 μm or more and 140 μm or less larger than the diameter of the second region.
ことを特徴とする請求項1記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 1, wherein the average dislocation density in the second region is five times or more the average dislocation density in the first region.
ことを特徴とする請求項1記載の構造基板の製造方法。The method for producing a structural substrate according to claim 1, wherein an average dislocation density in the second region is 1 × 10 8 cm −2 or more.
ことを特徴とする請求項1記載の構造基板の製造方法。2. The structure according to claim 1, wherein the average dislocation density of the first region is 2 × 10 6 cm −2 or less, and the average dislocation density of the second region is 1 × 10 8 cm −2 or more. A method for manufacturing a substrate.
ことを特徴とする請求項20記載の構造基板の製造方法。The average dislocation density of the first region is 2 × 10 6 cm −2 or less, the average dislocation density of the second region is 1 × 10 8 cm −2 or more, and the average dislocation density of the third region is 1 ×. 21. The method of manufacturing a structural substrate according to claim 20, wherein the method is smaller than 10 8 cm −2 and larger than 2 × 10 6 cm −2 .
ことを特徴とする請求項1記載の構造基板の製造方法。The structure substrate manufacturing method according to claim 1, wherein the structure substrate is separated from the second region by 1 μm or more.
ことを特徴とする請求項1記載の構造基板の製造方法。The structure substrate manufacturing method according to claim 1, wherein a structure of the structure substrate is separated from the second region by 10 μm or more.
ことを特徴とする請求項1記載の構造基板の製造方法。The structure substrate manufacturing method according to claim 1, wherein a structure of the structure substrate is separated from the second region by 100 μm or more.
ことを特徴とする請求項1記載の構造基板の製造方法。2. The structure substrate according to claim 1, wherein the structure is formed by growing a nitride III-V compound semiconductor layer on the nitride III-V compound semiconductor substrate. Production method.
ことを特徴とする請求項1記載の構造基板の製造方法。The nitride-based III-V compound semiconductor substrate is Al X B y Ga 1-xyz In z As u N 1-uv P v ( however, 0 ≦ x ≦ 1,0 ≦ y ≦ 1,0 ≦ z ≦ 1 The method according to claim 1, wherein: 0 ≦ u ≦ 1, 0 ≦ v ≦ 1, 0 ≦ x + y + z <1, 0 ≦ u + v <1).
ことを特徴とする請求項1記載の構造基板の製造方法。The nitride-based III-V compound semiconductor substrate is Al X B y Ga 1-xyz In z N ( However, 0 ≦ x ≦ 1,0 ≦ y ≦ 1,0 ≦ z ≦ 1,0 ≦ x + y + z <1) The method for manufacturing a structural substrate according to claim 1, comprising:
ことを特徴とする請求項1記載の構造基板の製造方法。The nitride-based III-V compound semiconductor substrate is Al X Ga 1-xz In z N ( However, 0 ≦ x ≦ 1,0 ≦ z ≦ 1) structure substrate according to claim 1, wherein in that it consists Manufacturing method.
ことを特徴とする請求項1記載の構造基板の製造方法。The method for manufacturing a structural substrate according to claim 1, wherein the nitride III-V compound semiconductor substrate is made of GaN.
ことを特徴とする請求項1記載の構造基板の製造方法。2. The structure according to claim 1, wherein a plurality of portions where the interval and / or arrangement of the second regions are different from the surrounding portions are provided, and mask alignment is performed using these portions as alignment marks. A method for manufacturing a substrate.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001315705A JP4920152B2 (en) | 2001-10-12 | 2001-10-12 | Structure substrate manufacturing method and semiconductor device manufacturing method |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP2001315705A JP4920152B2 (en) | 2001-10-12 | 2001-10-12 | Structure substrate manufacturing method and semiconductor device manufacturing method |
Publications (3)
Publication Number | Publication Date |
---|---|
JP2003124115A JP2003124115A (en) | 2003-04-25 |
JP2003124115A5 true JP2003124115A5 (en) | 2005-06-23 |
JP4920152B2 JP4920152B2 (en) | 2012-04-18 |
Family
ID=19133828
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP2001315705A Expired - Lifetime JP4920152B2 (en) | 2001-10-12 | 2001-10-12 | Structure substrate manufacturing method and semiconductor device manufacturing method |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP4920152B2 (en) |
Families Citing this family (12)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3916584B2 (en) | 2003-04-24 | 2007-05-16 | シャープ株式会社 | Nitride semiconductor laser device |
US7462882B2 (en) | 2003-04-24 | 2008-12-09 | Sharp Kabushiki Kaisha | Nitride semiconductor light-emitting device, method of fabricating it, and semiconductor optical apparatus |
JP4229005B2 (en) | 2003-06-26 | 2009-02-25 | 住友電気工業株式会社 | GaN substrate, method of manufacturing the same, and nitride semiconductor device |
JP3841092B2 (en) | 2003-08-26 | 2006-11-01 | 住友電気工業株式会社 | Light emitting device |
JP2005191530A (en) | 2003-12-03 | 2005-07-14 | Sumitomo Electric Ind Ltd | Light emitting device |
US7622318B2 (en) | 2004-03-30 | 2009-11-24 | Sony Corporation | Method for producing structured substrate, structured substrate, method for producing semiconductor light emitting device, semiconductor light emitting device, method for producing semiconductor device, semiconductor device, method for producing device, and device |
TWI375994B (en) * | 2004-09-01 | 2012-11-01 | Sumitomo Electric Industries | Epitaxial substrate and semiconductor element |
WO2007001098A1 (en) * | 2005-06-25 | 2007-01-04 | Seoul Opto Device Co., Ltd. | Nanostructure having a nitride-based quantum well and light emitting diode employing the same |
JP4907929B2 (en) * | 2005-06-27 | 2012-04-04 | 株式会社東芝 | Field effect semiconductor device and method for manufacturing field effect semiconductor device |
JP4656410B2 (en) | 2005-09-05 | 2011-03-23 | 住友電気工業株式会社 | Manufacturing method of nitride semiconductor device |
JP5168849B2 (en) | 2006-08-11 | 2013-03-27 | 住友電気工業株式会社 | Surface emitting laser element and method for manufacturing the same, and surface emitting laser array and method for manufacturing the same |
JP5509840B2 (en) * | 2009-12-22 | 2014-06-04 | 豊田合成株式会社 | Manufacturing method of semiconductor light emitting device |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
WO1999023693A1 (en) * | 1997-10-30 | 1999-05-14 | Sumitomo Electric Industries, Ltd. | GaN SINGLE CRYSTALLINE SUBSTRATE AND METHOD OF PRODUCING THE SAME |
JP2002505519A (en) * | 1998-02-27 | 2002-02-19 | ノース・キャロライナ・ステイト・ユニヴァーシティ | Method for producing gallium nitride semiconductor layer by lateral overgrowth through mask and gallium nitride semiconductor structure produced thereby |
JP2001068786A (en) * | 1999-06-24 | 2001-03-16 | Sharp Corp | Nitride compound semiconductor light-emitting device and its manufacture |
JP4145437B2 (en) * | 1999-09-28 | 2008-09-03 | 住友電気工業株式会社 | Single crystal GaN crystal growth method, single crystal GaN substrate manufacturing method, and single crystal GaN substrate |
JP3571641B2 (en) * | 1999-11-15 | 2004-09-29 | 松下電器産業株式会社 | Nitride semiconductor device |
US6355497B1 (en) * | 2000-01-18 | 2002-03-12 | Xerox Corporation | Removable large area, low defect density films for led and laser diode growth |
JP4797257B2 (en) * | 2001-02-22 | 2011-10-19 | ソニー株式会社 | Manufacturing method of semiconductor element |
JP3864870B2 (en) * | 2001-09-19 | 2007-01-10 | 住友電気工業株式会社 | Single crystal gallium nitride substrate, growth method thereof, and manufacturing method thereof |
JP3801125B2 (en) * | 2001-10-09 | 2006-07-26 | 住友電気工業株式会社 | Single crystal gallium nitride substrate, method for crystal growth of single crystal gallium nitride, and method for manufacturing single crystal gallium nitride substrate |
JP4290358B2 (en) * | 2001-10-12 | 2009-07-01 | 住友電気工業株式会社 | Manufacturing method of semiconductor light emitting device |
JP4388720B2 (en) * | 2001-10-12 | 2009-12-24 | 住友電気工業株式会社 | Manufacturing method of semiconductor light emitting device |
-
2001
- 2001-10-12 JP JP2001315705A patent/JP4920152B2/en not_active Expired - Lifetime
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2003124573A5 (en) | ||
JP2003124572A5 (en) | ||
JP2001185493A5 (en) | ||
JP5283114B2 (en) | Nitride semiconductor light emitting device having pattern forming substrate and method of manufacturing the same | |
JP4614125B2 (en) | Nitride semiconductor thin film with few defects and its growth method | |
JP6248786B2 (en) | Nitride semiconductor device and manufacturing method thereof | |
CA2655579A1 (en) | Method and device for fabricating semiconductor light emitting elements | |
JP2003124115A5 (en) | ||
US6821805B1 (en) | Semiconductor device, semiconductor substrate, and manufacture method | |
TW200945626A (en) | Group-III nitride epitaxial layer on silicon substrate | |
JP2011040760A (en) | Substrate structure and method of manufacturing the same | |
EP1837924B1 (en) | Semiconductor light emitting device using a post structure | |
CN100508229C (en) | A making method for non coating film semiconductor extension slice | |
KR101721846B1 (en) | manufacturing method of micro GaN LED array and micro GaN LED array thereby | |
JP4979674B2 (en) | Nitride single crystal growth method and nitride semiconductor light emitting device manufacturing method | |
JP2018520502A (en) | Semiconductor template and manufacturing method | |
EP2020691A2 (en) | III-Nitride semiconductor light emitting device | |
JP2016006868A (en) | Nitride semiconductor element and manufacturing method of the same | |
CN209747453U (en) | Semiconductor device with a plurality of transistors | |
JP2000261036A5 (en) | ||
TW201025424A (en) | Epitaxial substrate | |
RU2663684C2 (en) | Nitride semiconductor element and a method for the production thereof | |
KR101954145B1 (en) | Non-polar substrate having hetero-structure and method for manufacturing the same, nitride-based light emitting device using the same | |
JP2003022973A (en) | Nitride system semiconductor device and method of forming it | |
JP4450202B2 (en) | Semiconductor manufacturing method |