JP2003051813A5 - - Google Patents

Download PDF

Info

Publication number
JP2003051813A5
JP2003051813A5 JP2002119003A JP2002119003A JP2003051813A5 JP 2003051813 A5 JP2003051813 A5 JP 2003051813A5 JP 2002119003 A JP2002119003 A JP 2002119003A JP 2002119003 A JP2002119003 A JP 2002119003A JP 2003051813 A5 JP2003051813 A5 JP 2003051813A5
Authority
JP
Japan
Prior art keywords
memory cells
sub
matrix
rate
sdram
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002119003A
Other languages
English (en)
Japanese (ja)
Other versions
JP4108359B2 (ja
JP2003051813A (ja
Filing date
Publication date
Priority claimed from US09/839,486 external-priority patent/US6868519B2/en
Application filed filed Critical
Publication of JP2003051813A publication Critical patent/JP2003051813A/ja
Publication of JP2003051813A5 publication Critical patent/JP2003051813A5/ja
Application granted granted Critical
Publication of JP4108359B2 publication Critical patent/JP4108359B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2002119003A 2001-04-23 2002-04-22 等化方法及びその装置 Expired - Fee Related JP4108359B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/839486 2001-04-23
US09/839,486 US6868519B2 (en) 2001-04-23 2001-04-23 Reducing scintillation effects for optical free-space transmission

Publications (3)

Publication Number Publication Date
JP2003051813A JP2003051813A (ja) 2003-02-21
JP2003051813A5 true JP2003051813A5 (enExample) 2005-10-13
JP4108359B2 JP4108359B2 (ja) 2008-06-25

Family

ID=25279853

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002119003A Expired - Fee Related JP4108359B2 (ja) 2001-04-23 2002-04-22 等化方法及びその装置

Country Status (5)

Country Link
US (1) US6868519B2 (enExample)
EP (1) EP1253729B1 (enExample)
JP (1) JP4108359B2 (enExample)
AT (1) ATE299627T1 (enExample)
DE (1) DE60204994T2 (enExample)

Families Citing this family (28)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1218314C (zh) * 1999-12-17 2005-09-07 汤姆森特许公司 用同步动态随机存取存储器作为光记录或再现设备前端集成电路中纠错和轨道缓冲的存储器
US7158517B2 (en) * 2001-05-21 2007-01-02 Intel Corporation Method and apparatus for frame-based protocol processing
JP4077355B2 (ja) * 2003-04-16 2008-04-16 三菱電機株式会社 通信装置および通信方法
US7408913B2 (en) * 2003-05-12 2008-08-05 Lucent Technologies Inc. Method of real time hybrid ARQ
US8644341B1 (en) * 2003-09-26 2014-02-04 Sigma Designs Israel S.D.I. Ltd MAC structure with packet-quasi-static blocks and ARQ
KR100596435B1 (ko) 2003-12-17 2006-07-05 주식회사 하이닉스반도체 어드레스 억세스타임을 줄일 수 있는 반도체 메모리 장치
US7835264B2 (en) * 2004-12-29 2010-11-16 Mitsubishi Denki Kabushiki Kaisha Interleaver, deinterleaver, communication device, and method for interleaving and deinterleaving
US20060176966A1 (en) * 2005-02-07 2006-08-10 Stewart Kenneth A Variable cyclic prefix in mixed-mode wireless communication systems
US20060245384A1 (en) * 2005-05-02 2006-11-02 Talukdar Anup K Method and apparatus for transmitting data
US7649788B2 (en) * 2006-01-30 2010-01-19 Unity Semiconductor Corporation Buffering systems for accessing multiple layers of memory in integrated circuits
KR100764052B1 (ko) * 2006-08-03 2007-10-08 삼성전자주식회사 유동적 어드레스 바운더리를 갖는 플래시 메모리 장치 및그것의 프로그램 방법
US8400998B2 (en) 2006-08-23 2013-03-19 Motorola Mobility Llc Downlink control channel signaling in wireless communication systems
US8392955B2 (en) * 2007-09-04 2013-03-05 Hayim Shaul Apparatus and method for representing a sequence of content as projections for reconstructing the sequence at full or lower quality
US7941711B2 (en) * 2007-12-04 2011-05-10 Texas Instruments Incorporated Determining bit error rate using single data burst
CN102801488B (zh) * 2011-05-23 2015-12-16 中兴通讯股份有限公司 一种适用于WiMAX的交织或解交织的实现方法和装置
FR2986889B1 (fr) * 2012-02-09 2014-10-17 Thales Sa Systeme de paiement, terminal de paiement de ce systeme, et procede de paiement associe
GB2497154B (en) * 2012-08-30 2013-10-16 Imagination Tech Ltd Tile based interleaving and de-interleaving for digital signal processing
JP6988092B2 (ja) * 2017-01-16 2022-01-05 富士通株式会社 並列処理装置およびバーストエラー再現方法
US10784986B2 (en) 2017-02-28 2020-09-22 Intel Corporation Forward error correction mechanism for peripheral component interconnect-express (PCI-e)
US10289330B2 (en) * 2017-03-30 2019-05-14 Western Digital Technologies, Inc. Allocating shared memory among multiple tasks in a multiprocessor environment
CN109495207B (zh) * 2017-09-11 2021-08-10 上海诺基亚贝尔股份有限公司 用于在无线通信系统中交织数据的方法和设备
US10771189B2 (en) 2018-12-18 2020-09-08 Intel Corporation Forward error correction mechanism for data transmission across multi-lane links
US11637657B2 (en) 2019-02-15 2023-04-25 Intel Corporation Low-latency forward error correction for high-speed serial links
US11249837B2 (en) 2019-03-01 2022-02-15 Intel Corporation Flit-based parallel-forward error correction and parity
US11296994B2 (en) 2019-05-13 2022-04-05 Intel Corporation Ordered sets for high-speed interconnects
US11740958B2 (en) 2019-11-27 2023-08-29 Intel Corporation Multi-protocol support on common physical layer
US12189470B2 (en) 2020-09-18 2025-01-07 Intel Corporation Forward error correction and cyclic redundancy check mechanisms for latency-critical coherency and memory interconnects
US20250112697A1 (en) * 2023-09-28 2025-04-03 Rosemount Aerospace Inc. Aircraft to airport laser communication

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5063533A (en) 1989-04-10 1991-11-05 Motorola, Inc. Reconfigurable deinterleaver/interleaver for block oriented data
US5907563A (en) * 1996-03-07 1999-05-25 Kokusai Denshin Denwa Co. Ltd. Error control method and apparatus for wireless data communication
US5889791A (en) 1996-08-13 1999-03-30 Motorola, Inc. System, device and method of FEC coding and interleaving for variable length burst transmission
US6044429A (en) * 1997-07-10 2000-03-28 Micron Technology, Inc. Method and apparatus for collision-free data transfers in a memory device with selectable data or address paths
US6075824A (en) 1997-08-04 2000-06-13 Motorola, Inc. Method and apparatus for re-encoding decoded data
GB2334641A (en) * 1998-02-11 1999-08-25 Northern Telecom Ltd Multiplexed transmission of optical signals
JP4110613B2 (ja) * 1998-04-22 2008-07-02 ソニー株式会社 送信装置、送信方法、提供媒体、並びに伝送システム
US6163871A (en) * 1998-05-29 2000-12-19 Adaptec, Inc. RAM based error correction code encoder and syndrome generator with programmable interleaving degrees
DE19951677B4 (de) * 1998-10-30 2006-04-13 Fujitsu Ltd., Kawasaki Halbleiterspeichervorrichtung
US6625763B1 (en) * 2000-07-05 2003-09-23 3G.Com, Inc. Block interleaver and de-interleaver with buffer to reduce power consumption

Similar Documents

Publication Publication Date Title
JP2003051813A5 (enExample)
JP4108359B2 (ja) 等化方法及びその装置
JP2003068096A5 (enExample)
CN1317643C (zh) 存储装置、访问存储装置的方法和里德索罗门解码器
NZ585420A (en) Encoding and interleaving using a low-density parity check code
EA021906B1 (ru) Устройство и способ передачи данных
US20030023924A1 (en) Data storage method for use in a magnetoresistive solid-state storage device
US9698830B2 (en) Single-bit first error correction
JP2005522137A5 (enExample)
EP4057515A1 (en) Devices and methods for encoding and decoding
CN104868971A (zh) Ldpc码字的交织映射方法及解交织解映射方法
US6625763B1 (en) Block interleaver and de-interleaver with buffer to reduce power consumption
US20100017682A1 (en) Error correction code striping
CN103198869A (zh) 一种空间ccd图像存储器nand闪存纠错编解码器及纠错方法
US20080126917A1 (en) Data processing systems and methods for processing digital data with low density parity check matrix
EP0929037A1 (en) Data transfer device and data transfer method
US10289348B2 (en) Tapered variable node memory
CN109785895B (zh) 纠正NAND Flash中多比特错误的ECC装置和方法
JP2004007587A (ja) 必要なｒａｍメモリを削減できるｅｃｃブロックエンコーダ及びデコーダ
CN101447234B (zh) 存储器模块及其写入及读取方法
JP2021033530A (ja) メモリシステム
US20120233383A1 (en) Memory system and memory controller
TWI309768B (en) Error correction apparatus capable of raising memory bandwidth utilization efficiency and related method thereof
KR101355986B1 (ko) 연접 비씨에이치 부호, 복호 및 다계층 복호 회로 및 방법, 이를 이용한 플래쉬 메모리 장치의 오류 정정 회로 및 플래쉬 메모리 장치
KR101433672B1 (ko) 연접 비씨에이치 인코딩 회로, 이를 포함하는 스토리지 디바이스 및 스토리지 시스템